mirror of
https://github.com/capstone-engine/capstone
synced 2026-08-11 16:26:07 -04:00
systemz: pad instruction width up to 6 bytes (#1679)
instructions could be 2, 4 or 6 bytes so pad accordingly as it was done on the other CISC architecture.
This commit is contained in:
parent
659c01aa98
commit
32f17c2658
1 changed files with 5 additions and 1 deletions
|
|
@ -466,12 +466,16 @@ int main(int argc, char **argv)
|
|||
putchar(' ');
|
||||
printf("%02x", insn[i].bytes[j]);
|
||||
}
|
||||
// X86 instruction size is variable.
|
||||
// X86 and s390 instruction sizes are variable.
|
||||
// align assembly instruction after the opcode
|
||||
if (arch == CS_ARCH_X86) {
|
||||
for (; j < 16; j++) {
|
||||
printf(" ");
|
||||
}
|
||||
} else if (arch == CS_ARCH_SYSZ) {
|
||||
for (; j < 6; j++) {
|
||||
printf(" ");
|
||||
}
|
||||
}
|
||||
|
||||
printf(" %s\t%s\n", insn[i].mnemonic, insn[i].op_str);
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue