..
AArch64
fix msvc static lib build error
2023-06-23 15:19:33 +02:00
ARM
[v5][arm] Consider SpecRegRBit on setting SYSREG
2024-08-04 11:04:57 +00:00
BPF
Merge pull request #1886 from terorie/ebpf-callx
2022-06-09 21:37:40 +08:00
EVM
Dont format sstreams when there's nothing to format
2021-12-10 10:59:16 +01:00
M68K
m68k: Add support for the FNOP instruction ( fixes #1916 )
2022-10-02 08:07:33 +02:00
M680X
Dont format sstreams when there's nothing to format
2021-12-10 10:59:16 +01:00
Mips
Constify backends ( #1549 )
2019-12-23 20:30:57 +08:00
MOS65XX
Dont format sstreams when there's nothing to format
2021-12-10 10:59:16 +01:00
PowerPC
Fix incorrect mapping of instructions' LLVM id to CS id. ( #2333 )
2024-04-30 10:36:49 +08:00
RISCV
RISCV: add more instruction groups
2023-05-01 22:55:26 +02:00
SH
[v5][SuperH] Fix missing setting detail->sh ( #2465 )
2024-09-19 19:03:57 +08:00
Sparc
[v5] Fix unintended zero set in Sparc printInst ( #2420 )
2024-08-04 18:52:07 +08:00
SystemZ
Constify backends ( #1549 )
2019-12-23 20:30:57 +08:00
TMS320C64x
Add little endian support for TMS320c64x. ( #2649 )
2025-03-22 21:50:37 +08:00
TriCore
tricore: fixes #2386 in v5 ( #2527 )
2024-11-01 17:31:21 +08:00
WASM
Constify backends ( #1549 )
2019-12-23 20:30:57 +08:00
X86
v5: Speedup x86 decoding with the help of LUT tables ( #2907 )
2026-05-06 09:06:25 +00:00
XCore
Constify backends ( #1549 )
2019-12-23 20:30:57 +08:00