mirror of
https://sourceware.org/git/binutils-gdb.git
synced 2026-08-27 00:26:02 -04:00
On SH variants with double-precision FPU the insns fli0 and flid1 are only defined when FPSCR.PR = 0. The hardware does not necessarily trap but might quietly load undefined values. However, qemu traps in that case, so do the same. |
||
|---|---|---|
| .. | ||
| ChangeLog-2021 | ||
| gencode.c | ||
| interp.c | ||
| local.mk | ||
| sh-sim.h | ||
| sim-main.h | ||