mirror of
https://github.com/tianocore/edk2
synced 2026-08-27 00:23:19 -04:00
When the range instruction cache invalidating not supported, the whole instruction cache should be invalidated instead. Signed-off-by: Tuan Phan <tphan@ventanamicro.com> Reviewed-by: Sunil V L <sunilvl@ventanamicro.com> |
||
|---|---|---|
| .. | ||
| ArmCache.c | ||
| BaseCacheMaintenanceLib.inf | ||
| BaseCacheMaintenanceLib.uni | ||
| EbcCache.c | ||
| LoongArchCache.c | ||
| RiscVCache.c | ||
| X86Cache.c | ||