From 35016d4880904e49aa957d9b0dba2a1ce1273705 Mon Sep 17 00:00:00 2001 From: "H. Peter Anvin (Intel)" Date: Thu, 2 Jul 2026 00:05:47 -0700 Subject: [PATCH] x86/insns.pl, tools/testgen: share cc/scc condition-code tables Extract the condition-code suffix table (%conds, @conds, and the c_ccmask/c_nd/c_cc/c_scc bitmasks) out of x86/insns.pl's conditional_forms() into a new shared x86/insns-cc.ph module, adding cc_suffix_list($is_scc) to return the suffix list applicable to a '...cc'-family (Jcc, SETcc, CMOVcc, CFCMOVcc) or '...scc'-family (CCMPscc, CTESTscc, CMPccXADD, SETccZU) placeholder mnemonic. insns.pl is refactored to use it (behavior-preserving: verified byte-identical x86/insnsa.c, insnsb.c, insnsd.c, insnsi.h, insnsn.c, iflag.c, iflaggen.h, asm/tokhash.c, asm/tokens.h before/after). tools/testgen/gen-insn-tests.pl now requires the same module instead of hand-rolling a 16-suffix 'cc'-only expansion table, closing the gap where the APX 'scc'-suffix families (CCMPscc/CTESTscc/CMPccXADD/ SETccZU) were dropped as unsupported. The generator now detects and expands any '...cc'/'...scc' placeholder mnemonic the same way insns.pl's conditional_forms() does (case-sensitive /s?cc/ match and substitution), so future new cc/scc families need no generator changes. Mnemonics with generated tests: 2432 -> 2606 (+174, one per newly-expanded scc-family condition); dropped: 20 -> 16. Regenerated travis/insns/ (174 new mnemonic dirs for the APX scc families; existing 2432 regenerated byte-identically, confirming determinism). Full suite validated both via tools/travis/nasm-t.py --directory=./travis run (4427 total, 4426 PASS, 1 pre-existing SKIP, 0 FAIL) and via make -j32 travis (all tests PASS, ~28s). Co-authored-by: Copilot <223556219+Copilot@users.noreply.github.com> --- Makefile.in | 2 +- tools/testgen/README.md | 47 +++++++++------ tools/testgen/gen-insn-tests.pl | 29 +++++---- travis/insns/ccmp/ccmp.asm | 9 +++ travis/insns/ccmp/ccmp.bin64.t | Bin 0 -> 63 bytes travis/insns/ccmp/ccmp.json | 12 ++++ travis/insns/ccmp/ccmp_narrow.asm | 6 ++ travis/insns/ccmpa/ccmpa.asm | 9 +++ travis/insns/ccmpa/ccmpa.bin64.t | Bin 0 -> 68 bytes travis/insns/ccmpa/ccmpa.json | 12 ++++ travis/insns/ccmpa/ccmpa_narrow.asm | 6 ++ travis/insns/ccmpae/ccmpae.asm | 9 +++ travis/insns/ccmpae/ccmpae.bin64.t | Bin 0 -> 68 bytes travis/insns/ccmpae/ccmpae.json | 12 ++++ travis/insns/ccmpae/ccmpae_narrow.asm | 6 ++ travis/insns/ccmpb/ccmpb.asm | 9 +++ travis/insns/ccmpb/ccmpb.bin64.t | Bin 0 -> 53 bytes travis/insns/ccmpb/ccmpb.json | 12 ++++ travis/insns/ccmpb/ccmpb_narrow.asm | 6 ++ travis/insns/ccmpbe/ccmpbe.asm | 9 +++ travis/insns/ccmpbe/ccmpbe.bin64.t | Bin 0 -> 58 bytes travis/insns/ccmpbe/ccmpbe.json | 12 ++++ travis/insns/ccmpbe/ccmpbe_narrow.asm | 6 ++ travis/insns/ccmpc/ccmpc.asm | 9 +++ travis/insns/ccmpc/ccmpc.bin64.t | Bin 0 -> 63 bytes travis/insns/ccmpc/ccmpc.json | 12 ++++ travis/insns/ccmpc/ccmpc_narrow.asm | 6 ++ travis/insns/ccmpe/ccmpe.asm | 9 +++ travis/insns/ccmpe/ccmpe.bin64.t | Bin 0 -> 53 bytes travis/insns/ccmpe/ccmpe.json | 12 ++++ travis/insns/ccmpe/ccmpe_narrow.asm | 6 ++ travis/insns/ccmpf/ccmpf.asm | 9 +++ travis/insns/ccmpf/ccmpf.bin64.t | Bin 0 -> 68 bytes travis/insns/ccmpf/ccmpf.json | 12 ++++ travis/insns/ccmpf/ccmpf_narrow.asm | 6 ++ travis/insns/ccmpg/ccmpg.asm | 9 +++ travis/insns/ccmpg/ccmpg.bin64.t | Bin 0 -> 68 bytes travis/insns/ccmpg/ccmpg.json | 12 ++++ travis/insns/ccmpg/ccmpg_narrow.asm | 6 ++ travis/insns/ccmpge/ccmpge.asm | 9 +++ travis/insns/ccmpge/ccmpge.bin64.t | 1 + travis/insns/ccmpge/ccmpge.json | 12 ++++ travis/insns/ccmpge/ccmpge_narrow.asm | 6 ++ travis/insns/ccmpl/ccmpl.asm | 9 +++ travis/insns/ccmpl/ccmpl.bin64.t | Bin 0 -> 68 bytes travis/insns/ccmpl/ccmpl.json | 12 ++++ travis/insns/ccmpl/ccmpl_narrow.asm | 6 ++ travis/insns/ccmple/ccmple.asm | 9 +++ travis/insns/ccmple/ccmple.bin64.t | Bin 0 -> 53 bytes travis/insns/ccmple/ccmple.json | 12 ++++ travis/insns/ccmple/ccmple_narrow.asm | 6 ++ travis/insns/ccmpna/ccmpna.asm | 9 +++ travis/insns/ccmpna/ccmpna.bin64.t | Bin 0 -> 53 bytes travis/insns/ccmpna/ccmpna.json | 12 ++++ travis/insns/ccmpna/ccmpna_narrow.asm | 6 ++ travis/insns/ccmpnae/ccmpnae.asm | 9 +++ travis/insns/ccmpnae/ccmpnae.bin64.t | Bin 0 -> 58 bytes travis/insns/ccmpnae/ccmpnae.json | 12 ++++ travis/insns/ccmpnae/ccmpnae_narrow.asm | 6 ++ travis/insns/ccmpnb/ccmpnb.asm | 9 +++ travis/insns/ccmpnb/ccmpnb.bin64.t | Bin 0 -> 53 bytes travis/insns/ccmpnb/ccmpnb.json | 12 ++++ travis/insns/ccmpnb/ccmpnb_narrow.asm | 6 ++ travis/insns/ccmpnbe/ccmpnbe.asm | 9 +++ travis/insns/ccmpnbe/ccmpnbe.bin64.t | Bin 0 -> 58 bytes travis/insns/ccmpnbe/ccmpnbe.json | 12 ++++ travis/insns/ccmpnbe/ccmpnbe_narrow.asm | 6 ++ travis/insns/ccmpnc/ccmpnc.asm | 9 +++ travis/insns/ccmpnc/ccmpnc.bin64.t | Bin 0 -> 63 bytes travis/insns/ccmpnc/ccmpnc.json | 12 ++++ travis/insns/ccmpnc/ccmpnc_narrow.asm | 6 ++ travis/insns/ccmpne/ccmpne.asm | 9 +++ travis/insns/ccmpne/ccmpne.bin64.t | Bin 0 -> 68 bytes travis/insns/ccmpne/ccmpne.json | 12 ++++ travis/insns/ccmpne/ccmpne_narrow.asm | 6 ++ travis/insns/ccmpng/ccmpng.asm | 9 +++ travis/insns/ccmpng/ccmpng.bin64.t | Bin 0 -> 58 bytes travis/insns/ccmpng/ccmpng.json | 12 ++++ travis/insns/ccmpng/ccmpng_narrow.asm | 6 ++ travis/insns/ccmpnge/ccmpnge.asm | 9 +++ travis/insns/ccmpnge/ccmpnge.bin64.t | Bin 0 -> 63 bytes travis/insns/ccmpnge/ccmpnge.json | 12 ++++ travis/insns/ccmpnge/ccmpnge_narrow.asm | 6 ++ travis/insns/ccmpnl/ccmpnl.asm | 9 +++ travis/insns/ccmpnl/ccmpnl.bin64.t | Bin 0 -> 68 bytes travis/insns/ccmpnl/ccmpnl.json | 12 ++++ travis/insns/ccmpnl/ccmpnl_narrow.asm | 6 ++ travis/insns/ccmpnle/ccmpnle.asm | 9 +++ travis/insns/ccmpnle/ccmpnle.bin64.t | Bin 0 -> 73 bytes travis/insns/ccmpnle/ccmpnle.json | 12 ++++ travis/insns/ccmpnle/ccmpnle_narrow.asm | 6 ++ travis/insns/ccmpno/ccmpno.asm | 9 +++ travis/insns/ccmpno/ccmpno.bin64.t | Bin 0 -> 58 bytes travis/insns/ccmpno/ccmpno.json | 12 ++++ travis/insns/ccmpno/ccmpno_narrow.asm | 6 ++ travis/insns/ccmpns/ccmpns.asm | 9 +++ travis/insns/ccmpns/ccmpns.bin64.t | Bin 0 -> 68 bytes travis/insns/ccmpns/ccmpns.json | 12 ++++ travis/insns/ccmpns/ccmpns_narrow.asm | 6 ++ travis/insns/ccmpnz/ccmpnz.asm | 9 +++ travis/insns/ccmpnz/ccmpnz.bin64.t | Bin 0 -> 58 bytes travis/insns/ccmpnz/ccmpnz.json | 12 ++++ travis/insns/ccmpnz/ccmpnz_narrow.asm | 6 ++ travis/insns/ccmpo/ccmpo.asm | 9 +++ travis/insns/ccmpo/ccmpo.bin64.t | Bin 0 -> 53 bytes travis/insns/ccmpo/ccmpo.json | 12 ++++ travis/insns/ccmpo/ccmpo_narrow.asm | 6 ++ travis/insns/ccmps/ccmps.asm | 9 +++ travis/insns/ccmps/ccmps.bin64.t | Bin 0 -> 63 bytes travis/insns/ccmps/ccmps.json | 12 ++++ travis/insns/ccmps/ccmps_narrow.asm | 6 ++ travis/insns/ccmpt/ccmpt.asm | 9 +++ travis/insns/ccmpt/ccmpt.bin64.t | Bin 0 -> 68 bytes travis/insns/ccmpt/ccmpt.json | 12 ++++ travis/insns/ccmpt/ccmpt_narrow.asm | 6 ++ travis/insns/ccmpz/ccmpz.asm | 9 +++ travis/insns/ccmpz/ccmpz.bin64.t | Bin 0 -> 63 bytes travis/insns/ccmpz/ccmpz.json | 12 ++++ travis/insns/ccmpz/ccmpz_narrow.asm | 6 ++ travis/insns/cfcmovc/cfcmovc.asm | 9 +++ travis/insns/cfcmovc/cfcmovc.bin64.t | Bin 0 -> 68 bytes travis/insns/cfcmovc/cfcmovc.json | 12 ++++ travis/insns/cfcmovc/cfcmovc_narrow.asm | 6 ++ travis/insns/cfcmovna/cfcmovna.asm | 9 +++ travis/insns/cfcmovna/cfcmovna.bin64.t | Bin 0 -> 63 bytes travis/insns/cfcmovna/cfcmovna.json | 12 ++++ travis/insns/cfcmovna/cfcmovna_narrow.asm | 6 ++ travis/insns/cfcmovnae/cfcmovnae.asm | 9 +++ travis/insns/cfcmovnae/cfcmovnae.bin64.t | Bin 0 -> 58 bytes travis/insns/cfcmovnae/cfcmovnae.json | 12 ++++ travis/insns/cfcmovnae/cfcmovnae_narrow.asm | 6 ++ travis/insns/cfcmovnb/cfcmovnb.asm | 9 +++ travis/insns/cfcmovnb/cfcmovnb.bin64.t | Bin 0 -> 58 bytes travis/insns/cfcmovnb/cfcmovnb.json | 12 ++++ travis/insns/cfcmovnb/cfcmovnb_narrow.asm | 6 ++ travis/insns/cfcmovnbe/cfcmovnbe.asm | 9 +++ travis/insns/cfcmovnbe/cfcmovnbe.bin64.t | Bin 0 -> 63 bytes travis/insns/cfcmovnbe/cfcmovnbe.json | 12 ++++ travis/insns/cfcmovnbe/cfcmovnbe_narrow.asm | 6 ++ travis/insns/cfcmovnc/cfcmovnc.asm | 9 +++ travis/insns/cfcmovnc/cfcmovnc.bin64.t | Bin 0 -> 58 bytes travis/insns/cfcmovnc/cfcmovnc.json | 12 ++++ travis/insns/cfcmovnc/cfcmovnc_narrow.asm | 6 ++ travis/insns/cfcmovng/cfcmovng.asm | 9 +++ travis/insns/cfcmovng/cfcmovng.bin64.t | Bin 0 -> 68 bytes travis/insns/cfcmovng/cfcmovng.json | 12 ++++ travis/insns/cfcmovng/cfcmovng_narrow.asm | 6 ++ travis/insns/cfcmovnge/cfcmovnge.asm | 9 +++ travis/insns/cfcmovnge/cfcmovnge.bin64.t | Bin 0 -> 63 bytes travis/insns/cfcmovnge/cfcmovnge.json | 12 ++++ travis/insns/cfcmovnge/cfcmovnge_narrow.asm | 6 ++ travis/insns/cfcmovnl/cfcmovnl.asm | 9 +++ travis/insns/cfcmovnl/cfcmovnl.bin64.t | Bin 0 -> 68 bytes travis/insns/cfcmovnl/cfcmovnl.json | 12 ++++ travis/insns/cfcmovnl/cfcmovnl_narrow.asm | 6 ++ travis/insns/cfcmovnle/cfcmovnle.asm | 9 +++ travis/insns/cfcmovnle/cfcmovnle.bin64.t | Bin 0 -> 63 bytes travis/insns/cfcmovnle/cfcmovnle.json | 12 ++++ travis/insns/cfcmovnle/cfcmovnle_narrow.asm | 6 ++ travis/insns/cfcmovnz/cfcmovnz.asm | 9 +++ travis/insns/cfcmovnz/cfcmovnz.bin64.t | Bin 0 -> 58 bytes travis/insns/cfcmovnz/cfcmovnz.json | 12 ++++ travis/insns/cfcmovnz/cfcmovnz_narrow.asm | 6 ++ travis/insns/cfcmovpe/cfcmovpe.asm | 9 +++ travis/insns/cfcmovpe/cfcmovpe.bin64.t | Bin 0 -> 58 bytes travis/insns/cfcmovpe/cfcmovpe.json | 12 ++++ travis/insns/cfcmovpe/cfcmovpe_narrow.asm | 6 ++ travis/insns/cfcmovpo/cfcmovpo.asm | 9 +++ travis/insns/cfcmovpo/cfcmovpo.bin64.t | Bin 0 -> 63 bytes travis/insns/cfcmovpo/cfcmovpo.json | 12 ++++ travis/insns/cfcmovpo/cfcmovpo_narrow.asm | 6 ++ travis/insns/cfcmovz/cfcmovz.asm | 9 +++ travis/insns/cfcmovz/cfcmovz.bin64.t | Bin 0 -> 53 bytes travis/insns/cfcmovz/cfcmovz.json | 12 ++++ travis/insns/cfcmovz/cfcmovz_narrow.asm | 6 ++ travis/insns/cmovc/cmovc.asm | 9 +++ travis/insns/cmovc/cmovc.bin64.t | Bin 0 -> 49 bytes travis/insns/cmovc/cmovc.json | 12 ++++ travis/insns/cmovc/cmovc_narrow.asm | 6 ++ travis/insns/cmovna/cmovna.asm | 9 +++ travis/insns/cmovna/cmovna.bin64.t | Bin 0 -> 44 bytes travis/insns/cmovna/cmovna.json | 12 ++++ travis/insns/cmovna/cmovna_narrow.asm | 6 ++ travis/insns/cmovnae/cmovnae.asm | 9 +++ travis/insns/cmovnae/cmovnae.bin64.t | Bin 0 -> 54 bytes travis/insns/cmovnae/cmovnae.json | 12 ++++ travis/insns/cmovnae/cmovnae_narrow.asm | 6 ++ travis/insns/cmovnb/cmovnb.asm | 9 +++ travis/insns/cmovnb/cmovnb.bin64.t | Bin 0 -> 39 bytes travis/insns/cmovnb/cmovnb.json | 12 ++++ travis/insns/cmovnb/cmovnb_narrow.asm | 6 ++ travis/insns/cmovnbe/cmovnbe.asm | 9 +++ travis/insns/cmovnbe/cmovnbe.bin64.t | Bin 0 -> 39 bytes travis/insns/cmovnbe/cmovnbe.json | 12 ++++ travis/insns/cmovnbe/cmovnbe_narrow.asm | 6 ++ travis/insns/cmovnc/cmovnc.asm | 9 +++ travis/insns/cmovnc/cmovnc.bin64.t | Bin 0 -> 44 bytes travis/insns/cmovnc/cmovnc.json | 12 ++++ travis/insns/cmovnc/cmovnc_narrow.asm | 6 ++ travis/insns/cmovng/cmovng.asm | 9 +++ travis/insns/cmovng/cmovng.bin64.t | Bin 0 -> 49 bytes travis/insns/cmovng/cmovng.json | 12 ++++ travis/insns/cmovng/cmovng_narrow.asm | 6 ++ travis/insns/cmovnge/cmovnge.asm | 9 +++ travis/insns/cmovnge/cmovnge.bin64.t | 1 + travis/insns/cmovnge/cmovnge.json | 12 ++++ travis/insns/cmovnge/cmovnge_narrow.asm | 6 ++ travis/insns/cmovnl/cmovnl.asm | 9 +++ travis/insns/cmovnl/cmovnl.bin64.t | Bin 0 -> 49 bytes travis/insns/cmovnl/cmovnl.json | 12 ++++ travis/insns/cmovnl/cmovnl_narrow.asm | 6 ++ travis/insns/cmovnle/cmovnle.asm | 9 +++ travis/insns/cmovnle/cmovnle.bin64.t | Bin 0 -> 44 bytes travis/insns/cmovnle/cmovnle.json | 12 ++++ travis/insns/cmovnle/cmovnle_narrow.asm | 6 ++ travis/insns/cmovnz/cmovnz.asm | 9 +++ travis/insns/cmovnz/cmovnz.bin64.t | 1 + travis/insns/cmovnz/cmovnz.json | 12 ++++ travis/insns/cmovnz/cmovnz_narrow.asm | 6 ++ travis/insns/cmovpe/cmovpe.asm | 9 +++ travis/insns/cmovpe/cmovpe.bin64.t | Bin 0 -> 39 bytes travis/insns/cmovpe/cmovpe.json | 12 ++++ travis/insns/cmovpe/cmovpe_narrow.asm | 6 ++ travis/insns/cmovpo/cmovpo.asm | 9 +++ travis/insns/cmovpo/cmovpo.bin64.t | Bin 0 -> 49 bytes travis/insns/cmovpo/cmovpo.json | 12 ++++ travis/insns/cmovpo/cmovpo_narrow.asm | 6 ++ travis/insns/cmovz/cmovz.asm | 9 +++ travis/insns/cmovz/cmovz.bin64.t | Bin 0 -> 44 bytes travis/insns/cmovz/cmovz.json | 12 ++++ travis/insns/cmovz/cmovz_narrow.asm | 6 ++ travis/insns/cmpaexadd/cmpaexadd.asm | 5 ++ travis/insns/cmpaexadd/cmpaexadd.bin64.t | Bin 0 -> 40 bytes travis/insns/cmpaexadd/cmpaexadd.json | 12 ++++ travis/insns/cmpaexadd/cmpaexadd_narrow.asm | 2 + travis/insns/cmpaxadd/cmpaxadd.asm | 5 ++ travis/insns/cmpaxadd/cmpaxadd.bin64.t | Bin 0 -> 40 bytes travis/insns/cmpaxadd/cmpaxadd.json | 12 ++++ travis/insns/cmpaxadd/cmpaxadd_narrow.asm | 2 + travis/insns/cmpbexadd/cmpbexadd.asm | 5 ++ travis/insns/cmpbexadd/cmpbexadd.bin64.t | Bin 0 -> 40 bytes travis/insns/cmpbexadd/cmpbexadd.json | 12 ++++ travis/insns/cmpbexadd/cmpbexadd_narrow.asm | 2 + travis/insns/cmpbxadd/cmpbxadd.asm | 5 ++ travis/insns/cmpbxadd/cmpbxadd.bin64.t | Bin 0 -> 40 bytes travis/insns/cmpbxadd/cmpbxadd.json | 12 ++++ travis/insns/cmpbxadd/cmpbxadd_narrow.asm | 2 + travis/insns/cmpcxadd/cmpcxadd.asm | 5 ++ travis/insns/cmpcxadd/cmpcxadd.bin64.t | Bin 0 -> 40 bytes travis/insns/cmpcxadd/cmpcxadd.json | 12 ++++ travis/insns/cmpcxadd/cmpcxadd_narrow.asm | 2 + travis/insns/cmpexadd/cmpexadd.asm | 5 ++ travis/insns/cmpexadd/cmpexadd.bin64.t | Bin 0 -> 40 bytes travis/insns/cmpexadd/cmpexadd.json | 12 ++++ travis/insns/cmpexadd/cmpexadd_narrow.asm | 2 + travis/insns/cmpgexadd/cmpgexadd.asm | 5 ++ travis/insns/cmpgexadd/cmpgexadd.bin64.t | Bin 0 -> 40 bytes travis/insns/cmpgexadd/cmpgexadd.json | 12 ++++ travis/insns/cmpgexadd/cmpgexadd_narrow.asm | 2 + travis/insns/cmpgxadd/cmpgxadd.asm | 5 ++ travis/insns/cmpgxadd/cmpgxadd.bin64.t | Bin 0 -> 40 bytes travis/insns/cmpgxadd/cmpgxadd.json | 12 ++++ travis/insns/cmpgxadd/cmpgxadd_narrow.asm | 2 + travis/insns/cmplexadd/cmplexadd.asm | 5 ++ travis/insns/cmplexadd/cmplexadd.bin64.t | Bin 0 -> 40 bytes travis/insns/cmplexadd/cmplexadd.json | 12 ++++ travis/insns/cmplexadd/cmplexadd_narrow.asm | 2 + travis/insns/cmplxadd/cmplxadd.asm | 5 ++ travis/insns/cmplxadd/cmplxadd.bin64.t | Bin 0 -> 40 bytes travis/insns/cmplxadd/cmplxadd.json | 12 ++++ travis/insns/cmplxadd/cmplxadd_narrow.asm | 2 + travis/insns/cmpnaexadd/cmpnaexadd.asm | 5 ++ travis/insns/cmpnaexadd/cmpnaexadd.bin64.t | Bin 0 -> 40 bytes travis/insns/cmpnaexadd/cmpnaexadd.json | 12 ++++ travis/insns/cmpnaexadd/cmpnaexadd_narrow.asm | 2 + travis/insns/cmpnaxadd/cmpnaxadd.asm | 5 ++ travis/insns/cmpnaxadd/cmpnaxadd.bin64.t | Bin 0 -> 40 bytes travis/insns/cmpnaxadd/cmpnaxadd.json | 12 ++++ travis/insns/cmpnaxadd/cmpnaxadd_narrow.asm | 2 + travis/insns/cmpnbexadd/cmpnbexadd.asm | 5 ++ travis/insns/cmpnbexadd/cmpnbexadd.bin64.t | Bin 0 -> 40 bytes travis/insns/cmpnbexadd/cmpnbexadd.json | 12 ++++ travis/insns/cmpnbexadd/cmpnbexadd_narrow.asm | 2 + travis/insns/cmpnbxadd/cmpnbxadd.asm | 5 ++ travis/insns/cmpnbxadd/cmpnbxadd.bin64.t | Bin 0 -> 40 bytes travis/insns/cmpnbxadd/cmpnbxadd.json | 12 ++++ travis/insns/cmpnbxadd/cmpnbxadd_narrow.asm | 2 + travis/insns/cmpncxadd/cmpncxadd.asm | 5 ++ travis/insns/cmpncxadd/cmpncxadd.bin64.t | Bin 0 -> 40 bytes travis/insns/cmpncxadd/cmpncxadd.json | 12 ++++ travis/insns/cmpncxadd/cmpncxadd_narrow.asm | 2 + travis/insns/cmpnexadd/cmpnexadd.asm | 5 ++ travis/insns/cmpnexadd/cmpnexadd.bin64.t | Bin 0 -> 40 bytes travis/insns/cmpnexadd/cmpnexadd.json | 12 ++++ travis/insns/cmpnexadd/cmpnexadd_narrow.asm | 2 + travis/insns/cmpngexadd/cmpngexadd.asm | 5 ++ travis/insns/cmpngexadd/cmpngexadd.bin64.t | Bin 0 -> 40 bytes travis/insns/cmpngexadd/cmpngexadd.json | 12 ++++ travis/insns/cmpngexadd/cmpngexadd_narrow.asm | 2 + travis/insns/cmpngxadd/cmpngxadd.asm | 5 ++ travis/insns/cmpngxadd/cmpngxadd.bin64.t | Bin 0 -> 40 bytes travis/insns/cmpngxadd/cmpngxadd.json | 12 ++++ travis/insns/cmpngxadd/cmpngxadd_narrow.asm | 2 + travis/insns/cmpnlexadd/cmpnlexadd.asm | 5 ++ travis/insns/cmpnlexadd/cmpnlexadd.bin64.t | Bin 0 -> 40 bytes travis/insns/cmpnlexadd/cmpnlexadd.json | 12 ++++ travis/insns/cmpnlexadd/cmpnlexadd_narrow.asm | 2 + travis/insns/cmpnlxadd/cmpnlxadd.asm | 5 ++ travis/insns/cmpnlxadd/cmpnlxadd.bin64.t | Bin 0 -> 40 bytes travis/insns/cmpnlxadd/cmpnlxadd.json | 12 ++++ travis/insns/cmpnlxadd/cmpnlxadd_narrow.asm | 2 + travis/insns/cmpnoxadd/cmpnoxadd.asm | 5 ++ travis/insns/cmpnoxadd/cmpnoxadd.bin64.t | Bin 0 -> 40 bytes travis/insns/cmpnoxadd/cmpnoxadd.json | 12 ++++ travis/insns/cmpnoxadd/cmpnoxadd_narrow.asm | 2 + travis/insns/cmpnpxadd/cmpnpxadd.asm | 5 ++ travis/insns/cmpnpxadd/cmpnpxadd.bin64.t | Bin 0 -> 40 bytes travis/insns/cmpnpxadd/cmpnpxadd.json | 12 ++++ travis/insns/cmpnpxadd/cmpnpxadd_narrow.asm | 2 + travis/insns/cmpnsxadd/cmpnsxadd.asm | 5 ++ travis/insns/cmpnsxadd/cmpnsxadd.bin64.t | Bin 0 -> 40 bytes travis/insns/cmpnsxadd/cmpnsxadd.json | 12 ++++ travis/insns/cmpnsxadd/cmpnsxadd_narrow.asm | 2 + travis/insns/cmpnzxadd/cmpnzxadd.asm | 5 ++ travis/insns/cmpnzxadd/cmpnzxadd.bin64.t | Bin 0 -> 40 bytes travis/insns/cmpnzxadd/cmpnzxadd.json | 12 ++++ travis/insns/cmpnzxadd/cmpnzxadd_narrow.asm | 2 + travis/insns/cmpoxadd/cmpoxadd.asm | 5 ++ travis/insns/cmpoxadd/cmpoxadd.bin64.t | Bin 0 -> 40 bytes travis/insns/cmpoxadd/cmpoxadd.json | 12 ++++ travis/insns/cmpoxadd/cmpoxadd_narrow.asm | 2 + travis/insns/cmppexadd/cmppexadd.asm | 5 ++ travis/insns/cmppexadd/cmppexadd.bin64.t | Bin 0 -> 40 bytes travis/insns/cmppexadd/cmppexadd.json | 12 ++++ travis/insns/cmppexadd/cmppexadd_narrow.asm | 2 + travis/insns/cmppoxadd/cmppoxadd.asm | 5 ++ travis/insns/cmppoxadd/cmppoxadd.bin64.t | Bin 0 -> 40 bytes travis/insns/cmppoxadd/cmppoxadd.json | 12 ++++ travis/insns/cmppoxadd/cmppoxadd_narrow.asm | 2 + travis/insns/cmppxadd/cmppxadd.asm | 5 ++ travis/insns/cmppxadd/cmppxadd.bin64.t | Bin 0 -> 40 bytes travis/insns/cmppxadd/cmppxadd.json | 12 ++++ travis/insns/cmppxadd/cmppxadd_narrow.asm | 2 + travis/insns/cmpsxadd/cmpsxadd.asm | 5 ++ travis/insns/cmpsxadd/cmpsxadd.bin64.t | Bin 0 -> 40 bytes travis/insns/cmpsxadd/cmpsxadd.json | 12 ++++ travis/insns/cmpsxadd/cmpsxadd_narrow.asm | 2 + travis/insns/cmpzxadd/cmpzxadd.asm | 5 ++ travis/insns/cmpzxadd/cmpzxadd.bin64.t | Bin 0 -> 40 bytes travis/insns/cmpzxadd/cmpzxadd.json | 12 ++++ travis/insns/cmpzxadd/cmpzxadd_narrow.asm | 2 + travis/insns/ctest/ctest.asm | 9 +++ travis/insns/ctest/ctest.bin64.t | Bin 0 -> 58 bytes travis/insns/ctest/ctest.json | 12 ++++ travis/insns/ctest/ctest_narrow.asm | 6 ++ travis/insns/ctesta/ctesta.asm | 9 +++ travis/insns/ctesta/ctesta.bin64.t | Bin 0 -> 58 bytes travis/insns/ctesta/ctesta.json | 12 ++++ travis/insns/ctesta/ctesta_narrow.asm | 6 ++ travis/insns/ctestae/ctestae.asm | 9 +++ travis/insns/ctestae/ctestae.bin64.t | Bin 0 -> 58 bytes travis/insns/ctestae/ctestae.json | 12 ++++ travis/insns/ctestae/ctestae_narrow.asm | 6 ++ travis/insns/ctestb/ctestb.asm | 9 +++ travis/insns/ctestb/ctestb.bin64.t | Bin 0 -> 58 bytes travis/insns/ctestb/ctestb.json | 12 ++++ travis/insns/ctestb/ctestb_narrow.asm | 6 ++ travis/insns/ctestbe/ctestbe.asm | 9 +++ travis/insns/ctestbe/ctestbe.bin64.t | Bin 0 -> 68 bytes travis/insns/ctestbe/ctestbe.json | 12 ++++ travis/insns/ctestbe/ctestbe_narrow.asm | 6 ++ travis/insns/ctestc/ctestc.asm | 9 +++ travis/insns/ctestc/ctestc.bin64.t | Bin 0 -> 53 bytes travis/insns/ctestc/ctestc.json | 12 ++++ travis/insns/ctestc/ctestc_narrow.asm | 6 ++ travis/insns/cteste/cteste.asm | 9 +++ travis/insns/cteste/cteste.bin64.t | Bin 0 -> 73 bytes travis/insns/cteste/cteste.json | 12 ++++ travis/insns/cteste/cteste_narrow.asm | 6 ++ travis/insns/ctestf/ctestf.asm | 9 +++ travis/insns/ctestf/ctestf.bin64.t | Bin 0 -> 68 bytes travis/insns/ctestf/ctestf.json | 12 ++++ travis/insns/ctestf/ctestf_narrow.asm | 6 ++ travis/insns/ctestg/ctestg.asm | 9 +++ travis/insns/ctestg/ctestg.bin64.t | Bin 0 -> 68 bytes travis/insns/ctestg/ctestg.json | 12 ++++ travis/insns/ctestg/ctestg_narrow.asm | 6 ++ travis/insns/ctestge/ctestge.asm | 9 +++ travis/insns/ctestge/ctestge.bin64.t | Bin 0 -> 58 bytes travis/insns/ctestge/ctestge.json | 12 ++++ travis/insns/ctestge/ctestge_narrow.asm | 6 ++ travis/insns/ctestl/ctestl.asm | 9 +++ travis/insns/ctestl/ctestl.bin64.t | Bin 0 -> 68 bytes travis/insns/ctestl/ctestl.json | 12 ++++ travis/insns/ctestl/ctestl_narrow.asm | 6 ++ travis/insns/ctestle/ctestle.asm | 9 +++ travis/insns/ctestle/ctestle.bin64.t | Bin 0 -> 58 bytes travis/insns/ctestle/ctestle.json | 12 ++++ travis/insns/ctestle/ctestle_narrow.asm | 6 ++ travis/insns/ctestna/ctestna.asm | 9 +++ travis/insns/ctestna/ctestna.bin64.t | Bin 0 -> 58 bytes travis/insns/ctestna/ctestna.json | 12 ++++ travis/insns/ctestna/ctestna_narrow.asm | 6 ++ travis/insns/ctestnae/ctestnae.asm | 9 +++ travis/insns/ctestnae/ctestnae.bin64.t | Bin 0 -> 53 bytes travis/insns/ctestnae/ctestnae.json | 12 ++++ travis/insns/ctestnae/ctestnae_narrow.asm | 6 ++ travis/insns/ctestnb/ctestnb.asm | 9 +++ travis/insns/ctestnb/ctestnb.bin64.t | Bin 0 -> 58 bytes travis/insns/ctestnb/ctestnb.json | 12 ++++ travis/insns/ctestnb/ctestnb_narrow.asm | 6 ++ travis/insns/ctestnbe/ctestnbe.asm | 9 +++ travis/insns/ctestnbe/ctestnbe.bin64.t | Bin 0 -> 73 bytes travis/insns/ctestnbe/ctestnbe.json | 12 ++++ travis/insns/ctestnbe/ctestnbe_narrow.asm | 6 ++ travis/insns/ctestnc/ctestnc.asm | 9 +++ travis/insns/ctestnc/ctestnc.bin64.t | Bin 0 -> 63 bytes travis/insns/ctestnc/ctestnc.json | 12 ++++ travis/insns/ctestnc/ctestnc_narrow.asm | 6 ++ travis/insns/ctestne/ctestne.asm | 9 +++ travis/insns/ctestne/ctestne.bin64.t | Bin 0 -> 58 bytes travis/insns/ctestne/ctestne.json | 12 ++++ travis/insns/ctestne/ctestne_narrow.asm | 6 ++ travis/insns/ctestng/ctestng.asm | 9 +++ travis/insns/ctestng/ctestng.bin64.t | Bin 0 -> 53 bytes travis/insns/ctestng/ctestng.json | 12 ++++ travis/insns/ctestng/ctestng_narrow.asm | 6 ++ travis/insns/ctestnge/ctestnge.asm | 9 +++ travis/insns/ctestnge/ctestnge.bin64.t | Bin 0 -> 58 bytes travis/insns/ctestnge/ctestnge.json | 12 ++++ travis/insns/ctestnge/ctestnge_narrow.asm | 6 ++ travis/insns/ctestnl/ctestnl.asm | 9 +++ travis/insns/ctestnl/ctestnl.bin64.t | Bin 0 -> 58 bytes travis/insns/ctestnl/ctestnl.json | 12 ++++ travis/insns/ctestnl/ctestnl_narrow.asm | 6 ++ travis/insns/ctestnle/ctestnle.asm | 9 +++ travis/insns/ctestnle/ctestnle.bin64.t | Bin 0 -> 63 bytes travis/insns/ctestnle/ctestnle.json | 12 ++++ travis/insns/ctestnle/ctestnle_narrow.asm | 6 ++ travis/insns/ctestno/ctestno.asm | 9 +++ travis/insns/ctestno/ctestno.bin64.t | Bin 0 -> 53 bytes travis/insns/ctestno/ctestno.json | 12 ++++ travis/insns/ctestno/ctestno_narrow.asm | 6 ++ travis/insns/ctestns/ctestns.asm | 9 +++ travis/insns/ctestns/ctestns.bin64.t | Bin 0 -> 53 bytes travis/insns/ctestns/ctestns.json | 12 ++++ travis/insns/ctestns/ctestns_narrow.asm | 6 ++ travis/insns/ctestnz/ctestnz.asm | 9 +++ travis/insns/ctestnz/ctestnz.bin64.t | Bin 0 -> 53 bytes travis/insns/ctestnz/ctestnz.json | 12 ++++ travis/insns/ctestnz/ctestnz_narrow.asm | 6 ++ travis/insns/ctesto/ctesto.asm | 9 +++ travis/insns/ctesto/ctesto.bin64.t | Bin 0 -> 58 bytes travis/insns/ctesto/ctesto.json | 12 ++++ travis/insns/ctesto/ctesto_narrow.asm | 6 ++ travis/insns/ctests/ctests.asm | 9 +++ travis/insns/ctests/ctests.bin64.t | Bin 0 -> 68 bytes travis/insns/ctests/ctests.json | 12 ++++ travis/insns/ctests/ctests_narrow.asm | 6 ++ travis/insns/ctestt/ctestt.asm | 9 +++ travis/insns/ctestt/ctestt.bin64.t | Bin 0 -> 58 bytes travis/insns/ctestt/ctestt.json | 12 ++++ travis/insns/ctestt/ctestt_narrow.asm | 6 ++ travis/insns/ctestz/ctestz.asm | 9 +++ travis/insns/ctestz/ctestz.bin64.t | Bin 0 -> 63 bytes travis/insns/ctestz/ctestz.json | 12 ++++ travis/insns/ctestz/ctestz_narrow.asm | 6 ++ travis/insns/jc/jc.asm | 10 +++ travis/insns/jc/jc.bin16.t | 1 + travis/insns/jc/jc.bin32.t | 1 + travis/insns/jc/jc.bin64.t | 1 + travis/insns/jc/jc.json | 34 +++++++++++ travis/insns/jc/jc_narrow.asm | 7 +++ travis/insns/jna/jna.asm | 10 +++ travis/insns/jna/jna.bin16.t | 1 + travis/insns/jna/jna.bin32.t | 1 + travis/insns/jna/jna.bin64.t | 1 + travis/insns/jna/jna.json | 34 +++++++++++ travis/insns/jna/jna_narrow.asm | 7 +++ travis/insns/jnae/jnae.asm | 10 +++ travis/insns/jnae/jnae.bin16.t | 1 + travis/insns/jnae/jnae.bin32.t | 1 + travis/insns/jnae/jnae.bin64.t | 1 + travis/insns/jnae/jnae.json | 34 +++++++++++ travis/insns/jnae/jnae_narrow.asm | 7 +++ travis/insns/jnb/jnb.asm | 10 +++ travis/insns/jnb/jnb.bin16.t | 1 + travis/insns/jnb/jnb.bin32.t | 1 + travis/insns/jnb/jnb.bin64.t | 1 + travis/insns/jnb/jnb.json | 34 +++++++++++ travis/insns/jnb/jnb_narrow.asm | 7 +++ travis/insns/jnbe/jnbe.asm | 10 +++ travis/insns/jnbe/jnbe.bin16.t | 1 + travis/insns/jnbe/jnbe.bin32.t | 1 + travis/insns/jnbe/jnbe.bin64.t | 1 + travis/insns/jnbe/jnbe.json | 34 +++++++++++ travis/insns/jnbe/jnbe_narrow.asm | 7 +++ travis/insns/jnc/jnc.asm | 10 +++ travis/insns/jnc/jnc.bin16.t | 1 + travis/insns/jnc/jnc.bin32.t | 1 + travis/insns/jnc/jnc.bin64.t | 1 + travis/insns/jnc/jnc.json | 34 +++++++++++ travis/insns/jnc/jnc_narrow.asm | 7 +++ travis/insns/jng/jng.asm | 10 +++ travis/insns/jng/jng.bin16.t | 1 + travis/insns/jng/jng.bin32.t | 1 + travis/insns/jng/jng.bin64.t | 1 + travis/insns/jng/jng.json | 34 +++++++++++ travis/insns/jng/jng_narrow.asm | 7 +++ travis/insns/jnge/jnge.asm | 10 +++ travis/insns/jnge/jnge.bin16.t | 1 + travis/insns/jnge/jnge.bin32.t | 1 + travis/insns/jnge/jnge.bin64.t | 1 + travis/insns/jnge/jnge.json | 34 +++++++++++ travis/insns/jnge/jnge_narrow.asm | 7 +++ travis/insns/jnl/jnl.asm | 10 +++ travis/insns/jnl/jnl.bin16.t | 1 + travis/insns/jnl/jnl.bin32.t | 1 + travis/insns/jnl/jnl.bin64.t | 1 + travis/insns/jnl/jnl.json | 34 +++++++++++ travis/insns/jnl/jnl_narrow.asm | 7 +++ travis/insns/jnle/jnle.asm | 10 +++ travis/insns/jnle/jnle.bin16.t | 1 + travis/insns/jnle/jnle.bin32.t | 1 + travis/insns/jnle/jnle.bin64.t | 1 + travis/insns/jnle/jnle.json | 34 +++++++++++ travis/insns/jnle/jnle_narrow.asm | 7 +++ travis/insns/jnz/jnz.asm | 10 +++ travis/insns/jnz/jnz.bin16.t | 1 + travis/insns/jnz/jnz.bin32.t | 1 + travis/insns/jnz/jnz.bin64.t | 1 + travis/insns/jnz/jnz.json | 34 +++++++++++ travis/insns/jnz/jnz_narrow.asm | 7 +++ travis/insns/jpe/jpe.asm | 10 +++ travis/insns/jpe/jpe.bin16.t | 1 + travis/insns/jpe/jpe.bin32.t | 1 + travis/insns/jpe/jpe.bin64.t | 1 + travis/insns/jpe/jpe.json | 34 +++++++++++ travis/insns/jpe/jpe_narrow.asm | 7 +++ travis/insns/jpo/jpo.asm | 10 +++ travis/insns/jpo/jpo.bin16.t | 1 + travis/insns/jpo/jpo.bin32.t | 1 + travis/insns/jpo/jpo.bin64.t | 1 + travis/insns/jpo/jpo.json | 34 +++++++++++ travis/insns/jpo/jpo_narrow.asm | 7 +++ travis/insns/jz/jz.asm | 10 +++ travis/insns/jz/jz.bin16.t | 1 + travis/insns/jz/jz.bin32.t | 1 + travis/insns/jz/jz.bin64.t | 1 + travis/insns/jz/jz.json | 34 +++++++++++ travis/insns/jz/jz_narrow.asm | 7 +++ travis/insns/setaezu/setaezu.asm | 7 +++ travis/insns/setaezu/setaezu.bin64.t | 1 + travis/insns/setaezu/setaezu.json | 12 ++++ travis/insns/setaezu/setaezu_narrow.asm | 4 ++ travis/insns/setazu/setazu.asm | 7 +++ travis/insns/setazu/setazu.bin64.t | 1 + travis/insns/setazu/setazu.json | 12 ++++ travis/insns/setazu/setazu_narrow.asm | 4 ++ travis/insns/setbezu/setbezu.asm | 7 +++ travis/insns/setbezu/setbezu.bin64.t | 1 + travis/insns/setbezu/setbezu.json | 12 ++++ travis/insns/setbezu/setbezu_narrow.asm | 4 ++ travis/insns/setbzu/setbzu.asm | 7 +++ travis/insns/setbzu/setbzu.bin64.t | 1 + travis/insns/setbzu/setbzu.json | 12 ++++ travis/insns/setbzu/setbzu_narrow.asm | 4 ++ travis/insns/setc/setc.asm | 7 +++ travis/insns/setc/setc.bin64.t | 1 + travis/insns/setc/setc.json | 12 ++++ travis/insns/setc/setc_narrow.asm | 4 ++ travis/insns/setczu/setczu.asm | 7 +++ travis/insns/setczu/setczu.bin64.t | 1 + travis/insns/setczu/setczu.json | 12 ++++ travis/insns/setczu/setczu_narrow.asm | 4 ++ travis/insns/setezu/setezu.asm | 7 +++ travis/insns/setezu/setezu.bin64.t | Bin 0 -> 41 bytes travis/insns/setezu/setezu.json | 12 ++++ travis/insns/setezu/setezu_narrow.asm | 4 ++ travis/insns/setgezu/setgezu.asm | 7 +++ travis/insns/setgezu/setgezu.bin64.t | Bin 0 -> 41 bytes travis/insns/setgezu/setgezu.json | 12 ++++ travis/insns/setgezu/setgezu_narrow.asm | 4 ++ travis/insns/setgzu/setgzu.asm | 7 +++ travis/insns/setgzu/setgzu.bin64.t | Bin 0 -> 46 bytes travis/insns/setgzu/setgzu.json | 12 ++++ travis/insns/setgzu/setgzu_narrow.asm | 4 ++ travis/insns/setlezu/setlezu.asm | 7 +++ travis/insns/setlezu/setlezu.bin64.t | 1 + travis/insns/setlezu/setlezu.json | 12 ++++ travis/insns/setlezu/setlezu_narrow.asm | 4 ++ travis/insns/setlzu/setlzu.asm | 7 +++ travis/insns/setlzu/setlzu.bin64.t | 1 + travis/insns/setlzu/setlzu.json | 12 ++++ travis/insns/setlzu/setlzu_narrow.asm | 4 ++ travis/insns/setna/setna.asm | 7 +++ travis/insns/setna/setna.bin64.t | Bin 0 -> 35 bytes travis/insns/setna/setna.json | 12 ++++ travis/insns/setna/setna_narrow.asm | 4 ++ travis/insns/setnae/setnae.asm | 7 +++ travis/insns/setnae/setnae.bin64.t | Bin 0 -> 35 bytes travis/insns/setnae/setnae.json | 12 ++++ travis/insns/setnae/setnae_narrow.asm | 4 ++ travis/insns/setnaezu/setnaezu.asm | 7 +++ travis/insns/setnaezu/setnaezu.bin64.t | Bin 0 -> 41 bytes travis/insns/setnaezu/setnaezu.json | 12 ++++ travis/insns/setnaezu/setnaezu_narrow.asm | 4 ++ travis/insns/setnazu/setnazu.asm | 7 +++ travis/insns/setnazu/setnazu.bin64.t | 1 + travis/insns/setnazu/setnazu.json | 12 ++++ travis/insns/setnazu/setnazu_narrow.asm | 4 ++ travis/insns/setnb/setnb.asm | 7 +++ travis/insns/setnb/setnb.bin64.t | 1 + travis/insns/setnb/setnb.json | 12 ++++ travis/insns/setnb/setnb_narrow.asm | 4 ++ travis/insns/setnbe/setnbe.asm | 7 +++ travis/insns/setnbe/setnbe.bin64.t | Bin 0 -> 40 bytes travis/insns/setnbe/setnbe.json | 12 ++++ travis/insns/setnbe/setnbe_narrow.asm | 4 ++ travis/insns/setnbezu/setnbezu.asm | 7 +++ travis/insns/setnbezu/setnbezu.bin64.t | Bin 0 -> 41 bytes travis/insns/setnbezu/setnbezu.json | 12 ++++ travis/insns/setnbezu/setnbezu_narrow.asm | 4 ++ travis/insns/setnbzu/setnbzu.asm | 7 +++ travis/insns/setnbzu/setnbzu.bin64.t | Bin 0 -> 46 bytes travis/insns/setnbzu/setnbzu.json | 12 ++++ travis/insns/setnbzu/setnbzu_narrow.asm | 4 ++ travis/insns/setnc/setnc.asm | 7 +++ travis/insns/setnc/setnc.bin64.t | Bin 0 -> 35 bytes travis/insns/setnc/setnc.json | 12 ++++ travis/insns/setnc/setnc_narrow.asm | 4 ++ travis/insns/setnczu/setnczu.asm | 7 +++ travis/insns/setnczu/setnczu.bin64.t | 1 + travis/insns/setnczu/setnczu.json | 12 ++++ travis/insns/setnczu/setnczu_narrow.asm | 4 ++ travis/insns/setnezu/setnezu.asm | 7 +++ travis/insns/setnezu/setnezu.bin64.t | Bin 0 -> 41 bytes travis/insns/setnezu/setnezu.json | 12 ++++ travis/insns/setnezu/setnezu_narrow.asm | 4 ++ travis/insns/setng/setng.asm | 7 +++ travis/insns/setng/setng.bin64.t | 1 + travis/insns/setng/setng.json | 12 ++++ travis/insns/setng/setng_narrow.asm | 4 ++ travis/insns/setnge/setnge.asm | 7 +++ travis/insns/setnge/setnge.bin64.t | Bin 0 -> 35 bytes travis/insns/setnge/setnge.json | 12 ++++ travis/insns/setnge/setnge_narrow.asm | 4 ++ travis/insns/setngezu/setngezu.asm | 7 +++ travis/insns/setngezu/setngezu.bin64.t | Bin 0 -> 41 bytes travis/insns/setngezu/setngezu.json | 12 ++++ travis/insns/setngezu/setngezu_narrow.asm | 4 ++ travis/insns/setngzu/setngzu.asm | 7 +++ travis/insns/setngzu/setngzu.bin64.t | 1 + travis/insns/setngzu/setngzu.json | 12 ++++ travis/insns/setngzu/setngzu_narrow.asm | 4 ++ travis/insns/setnl/setnl.asm | 7 +++ travis/insns/setnl/setnl.bin64.t | 1 + travis/insns/setnl/setnl.json | 12 ++++ travis/insns/setnl/setnl_narrow.asm | 4 ++ travis/insns/setnle/setnle.asm | 7 +++ travis/insns/setnle/setnle.bin64.t | Bin 0 -> 35 bytes travis/insns/setnle/setnle.json | 12 ++++ travis/insns/setnle/setnle_narrow.asm | 4 ++ travis/insns/setnlezu/setnlezu.asm | 7 +++ travis/insns/setnlezu/setnlezu.bin64.t | Bin 0 -> 41 bytes travis/insns/setnlezu/setnlezu.json | 12 ++++ travis/insns/setnlezu/setnlezu_narrow.asm | 4 ++ travis/insns/setnlzu/setnlzu.asm | 7 +++ travis/insns/setnlzu/setnlzu.bin64.t | Bin 0 -> 41 bytes travis/insns/setnlzu/setnlzu.json | 12 ++++ travis/insns/setnlzu/setnlzu_narrow.asm | 4 ++ travis/insns/setnozu/setnozu.asm | 7 +++ travis/insns/setnozu/setnozu.bin64.t | 1 + travis/insns/setnozu/setnozu.json | 12 ++++ travis/insns/setnozu/setnozu_narrow.asm | 4 ++ travis/insns/setnpzu/setnpzu.asm | 7 +++ travis/insns/setnpzu/setnpzu.bin64.t | Bin 0 -> 41 bytes travis/insns/setnpzu/setnpzu.json | 12 ++++ travis/insns/setnpzu/setnpzu_narrow.asm | 4 ++ travis/insns/setnszu/setnszu.asm | 7 +++ travis/insns/setnszu/setnszu.bin64.t | Bin 0 -> 41 bytes travis/insns/setnszu/setnszu.json | 12 ++++ travis/insns/setnszu/setnszu_narrow.asm | 4 ++ travis/insns/setnz/setnz.asm | 7 +++ travis/insns/setnz/setnz.bin64.t | Bin 0 -> 35 bytes travis/insns/setnz/setnz.json | 12 ++++ travis/insns/setnz/setnz_narrow.asm | 4 ++ travis/insns/setnzzu/setnzzu.asm | 7 +++ travis/insns/setnzzu/setnzzu.bin64.t | 1 + travis/insns/setnzzu/setnzzu.json | 12 ++++ travis/insns/setnzzu/setnzzu_narrow.asm | 4 ++ travis/insns/setozu/setozu.asm | 7 +++ travis/insns/setozu/setozu.bin64.t | 1 + travis/insns/setozu/setozu.json | 12 ++++ travis/insns/setozu/setozu_narrow.asm | 4 ++ travis/insns/setpe/setpe.asm | 7 +++ travis/insns/setpe/setpe.bin64.t | Bin 0 -> 35 bytes travis/insns/setpe/setpe.json | 12 ++++ travis/insns/setpe/setpe_narrow.asm | 4 ++ travis/insns/setpezu/setpezu.asm | 7 +++ travis/insns/setpezu/setpezu.bin64.t | Bin 0 -> 41 bytes travis/insns/setpezu/setpezu.json | 12 ++++ travis/insns/setpezu/setpezu_narrow.asm | 4 ++ travis/insns/setpo/setpo.asm | 7 +++ travis/insns/setpo/setpo.bin64.t | Bin 0 -> 40 bytes travis/insns/setpo/setpo.json | 12 ++++ travis/insns/setpo/setpo_narrow.asm | 4 ++ travis/insns/setpozu/setpozu.asm | 7 +++ travis/insns/setpozu/setpozu.bin64.t | 1 + travis/insns/setpozu/setpozu.json | 12 ++++ travis/insns/setpozu/setpozu_narrow.asm | 4 ++ travis/insns/setpzu/setpzu.asm | 7 +++ travis/insns/setpzu/setpzu.bin64.t | Bin 0 -> 41 bytes travis/insns/setpzu/setpzu.json | 12 ++++ travis/insns/setpzu/setpzu_narrow.asm | 4 ++ travis/insns/setszu/setszu.asm | 7 +++ travis/insns/setszu/setszu.bin64.t | 1 + travis/insns/setszu/setszu.json | 12 ++++ travis/insns/setszu/setszu_narrow.asm | 4 ++ travis/insns/setz/setz.asm | 7 +++ travis/insns/setz/setz.bin64.t | Bin 0 -> 40 bytes travis/insns/setz/setz.json | 12 ++++ travis/insns/setz/setz_narrow.asm | 4 ++ travis/insns/setzzu/setzzu.asm | 7 +++ travis/insns/setzzu/setzzu.bin64.t | Bin 0 -> 41 bytes travis/insns/setzzu/setzzu.json | 12 ++++ travis/insns/setzzu/setzzu_narrow.asm | 4 ++ x86/insns-cc.ph | 57 ++++++++++++++++++ x86/insns.pl | 29 ++------- 729 files changed, 4791 insertions(+), 55 deletions(-) create mode 100644 travis/insns/ccmp/ccmp.asm create mode 100644 travis/insns/ccmp/ccmp.bin64.t create mode 100644 travis/insns/ccmp/ccmp.json create mode 100644 travis/insns/ccmp/ccmp_narrow.asm create mode 100644 travis/insns/ccmpa/ccmpa.asm create mode 100644 travis/insns/ccmpa/ccmpa.bin64.t create mode 100644 travis/insns/ccmpa/ccmpa.json create mode 100644 travis/insns/ccmpa/ccmpa_narrow.asm create mode 100644 travis/insns/ccmpae/ccmpae.asm create mode 100644 travis/insns/ccmpae/ccmpae.bin64.t create mode 100644 travis/insns/ccmpae/ccmpae.json create mode 100644 travis/insns/ccmpae/ccmpae_narrow.asm create mode 100644 travis/insns/ccmpb/ccmpb.asm create mode 100644 travis/insns/ccmpb/ccmpb.bin64.t create mode 100644 travis/insns/ccmpb/ccmpb.json create mode 100644 travis/insns/ccmpb/ccmpb_narrow.asm create mode 100644 travis/insns/ccmpbe/ccmpbe.asm create mode 100644 travis/insns/ccmpbe/ccmpbe.bin64.t create mode 100644 travis/insns/ccmpbe/ccmpbe.json create mode 100644 travis/insns/ccmpbe/ccmpbe_narrow.asm create mode 100644 travis/insns/ccmpc/ccmpc.asm create mode 100644 travis/insns/ccmpc/ccmpc.bin64.t create mode 100644 travis/insns/ccmpc/ccmpc.json create mode 100644 travis/insns/ccmpc/ccmpc_narrow.asm create mode 100644 travis/insns/ccmpe/ccmpe.asm create mode 100644 travis/insns/ccmpe/ccmpe.bin64.t create mode 100644 travis/insns/ccmpe/ccmpe.json create mode 100644 travis/insns/ccmpe/ccmpe_narrow.asm create mode 100644 travis/insns/ccmpf/ccmpf.asm create mode 100644 travis/insns/ccmpf/ccmpf.bin64.t create mode 100644 travis/insns/ccmpf/ccmpf.json create mode 100644 travis/insns/ccmpf/ccmpf_narrow.asm create mode 100644 travis/insns/ccmpg/ccmpg.asm create mode 100644 travis/insns/ccmpg/ccmpg.bin64.t create mode 100644 travis/insns/ccmpg/ccmpg.json create mode 100644 travis/insns/ccmpg/ccmpg_narrow.asm create mode 100644 travis/insns/ccmpge/ccmpge.asm create mode 100644 travis/insns/ccmpge/ccmpge.bin64.t create mode 100644 travis/insns/ccmpge/ccmpge.json create mode 100644 travis/insns/ccmpge/ccmpge_narrow.asm create mode 100644 travis/insns/ccmpl/ccmpl.asm create mode 100644 travis/insns/ccmpl/ccmpl.bin64.t create mode 100644 travis/insns/ccmpl/ccmpl.json create mode 100644 travis/insns/ccmpl/ccmpl_narrow.asm create mode 100644 travis/insns/ccmple/ccmple.asm create mode 100644 travis/insns/ccmple/ccmple.bin64.t create mode 100644 travis/insns/ccmple/ccmple.json create mode 100644 travis/insns/ccmple/ccmple_narrow.asm create mode 100644 travis/insns/ccmpna/ccmpna.asm create mode 100644 travis/insns/ccmpna/ccmpna.bin64.t create mode 100644 travis/insns/ccmpna/ccmpna.json create mode 100644 travis/insns/ccmpna/ccmpna_narrow.asm create mode 100644 travis/insns/ccmpnae/ccmpnae.asm create mode 100644 travis/insns/ccmpnae/ccmpnae.bin64.t create mode 100644 travis/insns/ccmpnae/ccmpnae.json create mode 100644 travis/insns/ccmpnae/ccmpnae_narrow.asm create mode 100644 travis/insns/ccmpnb/ccmpnb.asm create mode 100644 travis/insns/ccmpnb/ccmpnb.bin64.t create mode 100644 travis/insns/ccmpnb/ccmpnb.json create mode 100644 travis/insns/ccmpnb/ccmpnb_narrow.asm create mode 100644 travis/insns/ccmpnbe/ccmpnbe.asm create mode 100644 travis/insns/ccmpnbe/ccmpnbe.bin64.t create mode 100644 travis/insns/ccmpnbe/ccmpnbe.json create mode 100644 travis/insns/ccmpnbe/ccmpnbe_narrow.asm create mode 100644 travis/insns/ccmpnc/ccmpnc.asm create mode 100644 travis/insns/ccmpnc/ccmpnc.bin64.t create mode 100644 travis/insns/ccmpnc/ccmpnc.json create mode 100644 travis/insns/ccmpnc/ccmpnc_narrow.asm create mode 100644 travis/insns/ccmpne/ccmpne.asm create mode 100644 travis/insns/ccmpne/ccmpne.bin64.t create mode 100644 travis/insns/ccmpne/ccmpne.json create mode 100644 travis/insns/ccmpne/ccmpne_narrow.asm create mode 100644 travis/insns/ccmpng/ccmpng.asm create mode 100644 travis/insns/ccmpng/ccmpng.bin64.t create mode 100644 travis/insns/ccmpng/ccmpng.json create mode 100644 travis/insns/ccmpng/ccmpng_narrow.asm create mode 100644 travis/insns/ccmpnge/ccmpnge.asm create mode 100644 travis/insns/ccmpnge/ccmpnge.bin64.t create mode 100644 travis/insns/ccmpnge/ccmpnge.json create mode 100644 travis/insns/ccmpnge/ccmpnge_narrow.asm create mode 100644 travis/insns/ccmpnl/ccmpnl.asm create mode 100644 travis/insns/ccmpnl/ccmpnl.bin64.t create mode 100644 travis/insns/ccmpnl/ccmpnl.json create mode 100644 travis/insns/ccmpnl/ccmpnl_narrow.asm create mode 100644 travis/insns/ccmpnle/ccmpnle.asm create mode 100644 travis/insns/ccmpnle/ccmpnle.bin64.t create mode 100644 travis/insns/ccmpnle/ccmpnle.json create mode 100644 travis/insns/ccmpnle/ccmpnle_narrow.asm create mode 100644 travis/insns/ccmpno/ccmpno.asm create mode 100644 travis/insns/ccmpno/ccmpno.bin64.t create mode 100644 travis/insns/ccmpno/ccmpno.json create mode 100644 travis/insns/ccmpno/ccmpno_narrow.asm create mode 100644 travis/insns/ccmpns/ccmpns.asm create mode 100644 travis/insns/ccmpns/ccmpns.bin64.t create mode 100644 travis/insns/ccmpns/ccmpns.json create mode 100644 travis/insns/ccmpns/ccmpns_narrow.asm create mode 100644 travis/insns/ccmpnz/ccmpnz.asm create mode 100644 travis/insns/ccmpnz/ccmpnz.bin64.t create mode 100644 travis/insns/ccmpnz/ccmpnz.json create mode 100644 travis/insns/ccmpnz/ccmpnz_narrow.asm create mode 100644 travis/insns/ccmpo/ccmpo.asm create mode 100644 travis/insns/ccmpo/ccmpo.bin64.t create mode 100644 travis/insns/ccmpo/ccmpo.json create mode 100644 travis/insns/ccmpo/ccmpo_narrow.asm create mode 100644 travis/insns/ccmps/ccmps.asm create mode 100644 travis/insns/ccmps/ccmps.bin64.t create mode 100644 travis/insns/ccmps/ccmps.json create mode 100644 travis/insns/ccmps/ccmps_narrow.asm create mode 100644 travis/insns/ccmpt/ccmpt.asm create mode 100644 travis/insns/ccmpt/ccmpt.bin64.t create mode 100644 travis/insns/ccmpt/ccmpt.json create mode 100644 travis/insns/ccmpt/ccmpt_narrow.asm create mode 100644 travis/insns/ccmpz/ccmpz.asm create mode 100644 travis/insns/ccmpz/ccmpz.bin64.t create mode 100644 travis/insns/ccmpz/ccmpz.json create mode 100644 travis/insns/ccmpz/ccmpz_narrow.asm create mode 100644 travis/insns/cfcmovc/cfcmovc.asm create mode 100644 travis/insns/cfcmovc/cfcmovc.bin64.t create mode 100644 travis/insns/cfcmovc/cfcmovc.json create mode 100644 travis/insns/cfcmovc/cfcmovc_narrow.asm create mode 100644 travis/insns/cfcmovna/cfcmovna.asm create mode 100644 travis/insns/cfcmovna/cfcmovna.bin64.t create mode 100644 travis/insns/cfcmovna/cfcmovna.json create mode 100644 travis/insns/cfcmovna/cfcmovna_narrow.asm create mode 100644 travis/insns/cfcmovnae/cfcmovnae.asm create mode 100644 travis/insns/cfcmovnae/cfcmovnae.bin64.t create mode 100644 travis/insns/cfcmovnae/cfcmovnae.json create mode 100644 travis/insns/cfcmovnae/cfcmovnae_narrow.asm create mode 100644 travis/insns/cfcmovnb/cfcmovnb.asm create mode 100644 travis/insns/cfcmovnb/cfcmovnb.bin64.t create mode 100644 travis/insns/cfcmovnb/cfcmovnb.json create mode 100644 travis/insns/cfcmovnb/cfcmovnb_narrow.asm create mode 100644 travis/insns/cfcmovnbe/cfcmovnbe.asm create mode 100644 travis/insns/cfcmovnbe/cfcmovnbe.bin64.t create mode 100644 travis/insns/cfcmovnbe/cfcmovnbe.json create mode 100644 travis/insns/cfcmovnbe/cfcmovnbe_narrow.asm create mode 100644 travis/insns/cfcmovnc/cfcmovnc.asm create mode 100644 travis/insns/cfcmovnc/cfcmovnc.bin64.t create mode 100644 travis/insns/cfcmovnc/cfcmovnc.json create mode 100644 travis/insns/cfcmovnc/cfcmovnc_narrow.asm create mode 100644 travis/insns/cfcmovng/cfcmovng.asm create mode 100644 travis/insns/cfcmovng/cfcmovng.bin64.t create mode 100644 travis/insns/cfcmovng/cfcmovng.json create mode 100644 travis/insns/cfcmovng/cfcmovng_narrow.asm create mode 100644 travis/insns/cfcmovnge/cfcmovnge.asm create mode 100644 travis/insns/cfcmovnge/cfcmovnge.bin64.t create mode 100644 travis/insns/cfcmovnge/cfcmovnge.json create mode 100644 travis/insns/cfcmovnge/cfcmovnge_narrow.asm create mode 100644 travis/insns/cfcmovnl/cfcmovnl.asm create mode 100644 travis/insns/cfcmovnl/cfcmovnl.bin64.t create mode 100644 travis/insns/cfcmovnl/cfcmovnl.json create mode 100644 travis/insns/cfcmovnl/cfcmovnl_narrow.asm create mode 100644 travis/insns/cfcmovnle/cfcmovnle.asm create mode 100644 travis/insns/cfcmovnle/cfcmovnle.bin64.t create mode 100644 travis/insns/cfcmovnle/cfcmovnle.json create mode 100644 travis/insns/cfcmovnle/cfcmovnle_narrow.asm create mode 100644 travis/insns/cfcmovnz/cfcmovnz.asm create mode 100644 travis/insns/cfcmovnz/cfcmovnz.bin64.t create mode 100644 travis/insns/cfcmovnz/cfcmovnz.json create mode 100644 travis/insns/cfcmovnz/cfcmovnz_narrow.asm create mode 100644 travis/insns/cfcmovpe/cfcmovpe.asm create mode 100644 travis/insns/cfcmovpe/cfcmovpe.bin64.t create mode 100644 travis/insns/cfcmovpe/cfcmovpe.json create mode 100644 travis/insns/cfcmovpe/cfcmovpe_narrow.asm create mode 100644 travis/insns/cfcmovpo/cfcmovpo.asm create mode 100644 travis/insns/cfcmovpo/cfcmovpo.bin64.t create mode 100644 travis/insns/cfcmovpo/cfcmovpo.json create mode 100644 travis/insns/cfcmovpo/cfcmovpo_narrow.asm create mode 100644 travis/insns/cfcmovz/cfcmovz.asm create mode 100644 travis/insns/cfcmovz/cfcmovz.bin64.t create mode 100644 travis/insns/cfcmovz/cfcmovz.json create mode 100644 travis/insns/cfcmovz/cfcmovz_narrow.asm create mode 100644 travis/insns/cmovc/cmovc.asm create mode 100644 travis/insns/cmovc/cmovc.bin64.t create mode 100644 travis/insns/cmovc/cmovc.json create mode 100644 travis/insns/cmovc/cmovc_narrow.asm create mode 100644 travis/insns/cmovna/cmovna.asm create mode 100644 travis/insns/cmovna/cmovna.bin64.t create mode 100644 travis/insns/cmovna/cmovna.json create mode 100644 travis/insns/cmovna/cmovna_narrow.asm create mode 100644 travis/insns/cmovnae/cmovnae.asm create mode 100644 travis/insns/cmovnae/cmovnae.bin64.t create mode 100644 travis/insns/cmovnae/cmovnae.json create mode 100644 travis/insns/cmovnae/cmovnae_narrow.asm create mode 100644 travis/insns/cmovnb/cmovnb.asm create mode 100644 travis/insns/cmovnb/cmovnb.bin64.t create mode 100644 travis/insns/cmovnb/cmovnb.json create mode 100644 travis/insns/cmovnb/cmovnb_narrow.asm create mode 100644 travis/insns/cmovnbe/cmovnbe.asm create mode 100644 travis/insns/cmovnbe/cmovnbe.bin64.t create mode 100644 travis/insns/cmovnbe/cmovnbe.json create mode 100644 travis/insns/cmovnbe/cmovnbe_narrow.asm create mode 100644 travis/insns/cmovnc/cmovnc.asm create mode 100644 travis/insns/cmovnc/cmovnc.bin64.t create mode 100644 travis/insns/cmovnc/cmovnc.json create mode 100644 travis/insns/cmovnc/cmovnc_narrow.asm create mode 100644 travis/insns/cmovng/cmovng.asm create mode 100644 travis/insns/cmovng/cmovng.bin64.t create mode 100644 travis/insns/cmovng/cmovng.json create mode 100644 travis/insns/cmovng/cmovng_narrow.asm create mode 100644 travis/insns/cmovnge/cmovnge.asm create mode 100644 travis/insns/cmovnge/cmovnge.bin64.t create mode 100644 travis/insns/cmovnge/cmovnge.json create mode 100644 travis/insns/cmovnge/cmovnge_narrow.asm create mode 100644 travis/insns/cmovnl/cmovnl.asm create mode 100644 travis/insns/cmovnl/cmovnl.bin64.t create mode 100644 travis/insns/cmovnl/cmovnl.json create mode 100644 travis/insns/cmovnl/cmovnl_narrow.asm create mode 100644 travis/insns/cmovnle/cmovnle.asm create mode 100644 travis/insns/cmovnle/cmovnle.bin64.t create mode 100644 travis/insns/cmovnle/cmovnle.json create mode 100644 travis/insns/cmovnle/cmovnle_narrow.asm create mode 100644 travis/insns/cmovnz/cmovnz.asm create mode 100644 travis/insns/cmovnz/cmovnz.bin64.t create mode 100644 travis/insns/cmovnz/cmovnz.json create mode 100644 travis/insns/cmovnz/cmovnz_narrow.asm create mode 100644 travis/insns/cmovpe/cmovpe.asm create mode 100644 travis/insns/cmovpe/cmovpe.bin64.t create mode 100644 travis/insns/cmovpe/cmovpe.json create mode 100644 travis/insns/cmovpe/cmovpe_narrow.asm create mode 100644 travis/insns/cmovpo/cmovpo.asm create mode 100644 travis/insns/cmovpo/cmovpo.bin64.t create mode 100644 travis/insns/cmovpo/cmovpo.json create mode 100644 travis/insns/cmovpo/cmovpo_narrow.asm create mode 100644 travis/insns/cmovz/cmovz.asm create mode 100644 travis/insns/cmovz/cmovz.bin64.t create mode 100644 travis/insns/cmovz/cmovz.json create mode 100644 travis/insns/cmovz/cmovz_narrow.asm create mode 100644 travis/insns/cmpaexadd/cmpaexadd.asm create mode 100644 travis/insns/cmpaexadd/cmpaexadd.bin64.t create mode 100644 travis/insns/cmpaexadd/cmpaexadd.json create mode 100644 travis/insns/cmpaexadd/cmpaexadd_narrow.asm create mode 100644 travis/insns/cmpaxadd/cmpaxadd.asm create mode 100644 travis/insns/cmpaxadd/cmpaxadd.bin64.t create mode 100644 travis/insns/cmpaxadd/cmpaxadd.json create mode 100644 travis/insns/cmpaxadd/cmpaxadd_narrow.asm create mode 100644 travis/insns/cmpbexadd/cmpbexadd.asm create mode 100644 travis/insns/cmpbexadd/cmpbexadd.bin64.t create mode 100644 travis/insns/cmpbexadd/cmpbexadd.json create mode 100644 travis/insns/cmpbexadd/cmpbexadd_narrow.asm create mode 100644 travis/insns/cmpbxadd/cmpbxadd.asm create mode 100644 travis/insns/cmpbxadd/cmpbxadd.bin64.t create mode 100644 travis/insns/cmpbxadd/cmpbxadd.json create mode 100644 travis/insns/cmpbxadd/cmpbxadd_narrow.asm create mode 100644 travis/insns/cmpcxadd/cmpcxadd.asm create mode 100644 travis/insns/cmpcxadd/cmpcxadd.bin64.t create mode 100644 travis/insns/cmpcxadd/cmpcxadd.json create mode 100644 travis/insns/cmpcxadd/cmpcxadd_narrow.asm create mode 100644 travis/insns/cmpexadd/cmpexadd.asm create mode 100644 travis/insns/cmpexadd/cmpexadd.bin64.t create mode 100644 travis/insns/cmpexadd/cmpexadd.json create mode 100644 travis/insns/cmpexadd/cmpexadd_narrow.asm create mode 100644 travis/insns/cmpgexadd/cmpgexadd.asm create mode 100644 travis/insns/cmpgexadd/cmpgexadd.bin64.t create mode 100644 travis/insns/cmpgexadd/cmpgexadd.json create mode 100644 travis/insns/cmpgexadd/cmpgexadd_narrow.asm create mode 100644 travis/insns/cmpgxadd/cmpgxadd.asm create mode 100644 travis/insns/cmpgxadd/cmpgxadd.bin64.t create mode 100644 travis/insns/cmpgxadd/cmpgxadd.json create mode 100644 travis/insns/cmpgxadd/cmpgxadd_narrow.asm create mode 100644 travis/insns/cmplexadd/cmplexadd.asm create mode 100644 travis/insns/cmplexadd/cmplexadd.bin64.t create mode 100644 travis/insns/cmplexadd/cmplexadd.json create mode 100644 travis/insns/cmplexadd/cmplexadd_narrow.asm create mode 100644 travis/insns/cmplxadd/cmplxadd.asm create mode 100644 travis/insns/cmplxadd/cmplxadd.bin64.t create mode 100644 travis/insns/cmplxadd/cmplxadd.json create mode 100644 travis/insns/cmplxadd/cmplxadd_narrow.asm create mode 100644 travis/insns/cmpnaexadd/cmpnaexadd.asm create mode 100644 travis/insns/cmpnaexadd/cmpnaexadd.bin64.t create mode 100644 travis/insns/cmpnaexadd/cmpnaexadd.json create mode 100644 travis/insns/cmpnaexadd/cmpnaexadd_narrow.asm create mode 100644 travis/insns/cmpnaxadd/cmpnaxadd.asm create mode 100644 travis/insns/cmpnaxadd/cmpnaxadd.bin64.t create mode 100644 travis/insns/cmpnaxadd/cmpnaxadd.json create mode 100644 travis/insns/cmpnaxadd/cmpnaxadd_narrow.asm create mode 100644 travis/insns/cmpnbexadd/cmpnbexadd.asm create mode 100644 travis/insns/cmpnbexadd/cmpnbexadd.bin64.t create mode 100644 travis/insns/cmpnbexadd/cmpnbexadd.json create mode 100644 travis/insns/cmpnbexadd/cmpnbexadd_narrow.asm create mode 100644 travis/insns/cmpnbxadd/cmpnbxadd.asm create mode 100644 travis/insns/cmpnbxadd/cmpnbxadd.bin64.t create mode 100644 travis/insns/cmpnbxadd/cmpnbxadd.json create mode 100644 travis/insns/cmpnbxadd/cmpnbxadd_narrow.asm create mode 100644 travis/insns/cmpncxadd/cmpncxadd.asm create mode 100644 travis/insns/cmpncxadd/cmpncxadd.bin64.t create mode 100644 travis/insns/cmpncxadd/cmpncxadd.json create mode 100644 travis/insns/cmpncxadd/cmpncxadd_narrow.asm create mode 100644 travis/insns/cmpnexadd/cmpnexadd.asm create mode 100644 travis/insns/cmpnexadd/cmpnexadd.bin64.t create mode 100644 travis/insns/cmpnexadd/cmpnexadd.json create mode 100644 travis/insns/cmpnexadd/cmpnexadd_narrow.asm create mode 100644 travis/insns/cmpngexadd/cmpngexadd.asm create mode 100644 travis/insns/cmpngexadd/cmpngexadd.bin64.t create mode 100644 travis/insns/cmpngexadd/cmpngexadd.json create mode 100644 travis/insns/cmpngexadd/cmpngexadd_narrow.asm create mode 100644 travis/insns/cmpngxadd/cmpngxadd.asm create mode 100644 travis/insns/cmpngxadd/cmpngxadd.bin64.t create mode 100644 travis/insns/cmpngxadd/cmpngxadd.json create mode 100644 travis/insns/cmpngxadd/cmpngxadd_narrow.asm create mode 100644 travis/insns/cmpnlexadd/cmpnlexadd.asm create mode 100644 travis/insns/cmpnlexadd/cmpnlexadd.bin64.t create mode 100644 travis/insns/cmpnlexadd/cmpnlexadd.json create mode 100644 travis/insns/cmpnlexadd/cmpnlexadd_narrow.asm create mode 100644 travis/insns/cmpnlxadd/cmpnlxadd.asm create mode 100644 travis/insns/cmpnlxadd/cmpnlxadd.bin64.t create mode 100644 travis/insns/cmpnlxadd/cmpnlxadd.json create mode 100644 travis/insns/cmpnlxadd/cmpnlxadd_narrow.asm create mode 100644 travis/insns/cmpnoxadd/cmpnoxadd.asm create mode 100644 travis/insns/cmpnoxadd/cmpnoxadd.bin64.t create mode 100644 travis/insns/cmpnoxadd/cmpnoxadd.json create mode 100644 travis/insns/cmpnoxadd/cmpnoxadd_narrow.asm create mode 100644 travis/insns/cmpnpxadd/cmpnpxadd.asm create mode 100644 travis/insns/cmpnpxadd/cmpnpxadd.bin64.t create mode 100644 travis/insns/cmpnpxadd/cmpnpxadd.json create mode 100644 travis/insns/cmpnpxadd/cmpnpxadd_narrow.asm create mode 100644 travis/insns/cmpnsxadd/cmpnsxadd.asm create mode 100644 travis/insns/cmpnsxadd/cmpnsxadd.bin64.t create mode 100644 travis/insns/cmpnsxadd/cmpnsxadd.json create mode 100644 travis/insns/cmpnsxadd/cmpnsxadd_narrow.asm create mode 100644 travis/insns/cmpnzxadd/cmpnzxadd.asm create mode 100644 travis/insns/cmpnzxadd/cmpnzxadd.bin64.t create mode 100644 travis/insns/cmpnzxadd/cmpnzxadd.json create mode 100644 travis/insns/cmpnzxadd/cmpnzxadd_narrow.asm create mode 100644 travis/insns/cmpoxadd/cmpoxadd.asm create mode 100644 travis/insns/cmpoxadd/cmpoxadd.bin64.t create mode 100644 travis/insns/cmpoxadd/cmpoxadd.json create mode 100644 travis/insns/cmpoxadd/cmpoxadd_narrow.asm create mode 100644 travis/insns/cmppexadd/cmppexadd.asm create mode 100644 travis/insns/cmppexadd/cmppexadd.bin64.t create mode 100644 travis/insns/cmppexadd/cmppexadd.json create mode 100644 travis/insns/cmppexadd/cmppexadd_narrow.asm create mode 100644 travis/insns/cmppoxadd/cmppoxadd.asm create mode 100644 travis/insns/cmppoxadd/cmppoxadd.bin64.t create mode 100644 travis/insns/cmppoxadd/cmppoxadd.json create mode 100644 travis/insns/cmppoxadd/cmppoxadd_narrow.asm create mode 100644 travis/insns/cmppxadd/cmppxadd.asm create mode 100644 travis/insns/cmppxadd/cmppxadd.bin64.t create mode 100644 travis/insns/cmppxadd/cmppxadd.json create mode 100644 travis/insns/cmppxadd/cmppxadd_narrow.asm create mode 100644 travis/insns/cmpsxadd/cmpsxadd.asm create mode 100644 travis/insns/cmpsxadd/cmpsxadd.bin64.t create mode 100644 travis/insns/cmpsxadd/cmpsxadd.json create mode 100644 travis/insns/cmpsxadd/cmpsxadd_narrow.asm create mode 100644 travis/insns/cmpzxadd/cmpzxadd.asm create mode 100644 travis/insns/cmpzxadd/cmpzxadd.bin64.t create mode 100644 travis/insns/cmpzxadd/cmpzxadd.json create mode 100644 travis/insns/cmpzxadd/cmpzxadd_narrow.asm create mode 100644 travis/insns/ctest/ctest.asm create mode 100644 travis/insns/ctest/ctest.bin64.t create mode 100644 travis/insns/ctest/ctest.json create mode 100644 travis/insns/ctest/ctest_narrow.asm create mode 100644 travis/insns/ctesta/ctesta.asm create mode 100644 travis/insns/ctesta/ctesta.bin64.t create mode 100644 travis/insns/ctesta/ctesta.json create mode 100644 travis/insns/ctesta/ctesta_narrow.asm create mode 100644 travis/insns/ctestae/ctestae.asm create mode 100644 travis/insns/ctestae/ctestae.bin64.t create mode 100644 travis/insns/ctestae/ctestae.json create mode 100644 travis/insns/ctestae/ctestae_narrow.asm create mode 100644 travis/insns/ctestb/ctestb.asm create mode 100644 travis/insns/ctestb/ctestb.bin64.t create mode 100644 travis/insns/ctestb/ctestb.json create mode 100644 travis/insns/ctestb/ctestb_narrow.asm create mode 100644 travis/insns/ctestbe/ctestbe.asm create mode 100644 travis/insns/ctestbe/ctestbe.bin64.t create mode 100644 travis/insns/ctestbe/ctestbe.json create mode 100644 travis/insns/ctestbe/ctestbe_narrow.asm create mode 100644 travis/insns/ctestc/ctestc.asm create mode 100644 travis/insns/ctestc/ctestc.bin64.t create mode 100644 travis/insns/ctestc/ctestc.json create mode 100644 travis/insns/ctestc/ctestc_narrow.asm create mode 100644 travis/insns/cteste/cteste.asm create mode 100644 travis/insns/cteste/cteste.bin64.t create mode 100644 travis/insns/cteste/cteste.json create mode 100644 travis/insns/cteste/cteste_narrow.asm create mode 100644 travis/insns/ctestf/ctestf.asm create mode 100644 travis/insns/ctestf/ctestf.bin64.t create mode 100644 travis/insns/ctestf/ctestf.json create mode 100644 travis/insns/ctestf/ctestf_narrow.asm create mode 100644 travis/insns/ctestg/ctestg.asm create mode 100644 travis/insns/ctestg/ctestg.bin64.t create mode 100644 travis/insns/ctestg/ctestg.json create mode 100644 travis/insns/ctestg/ctestg_narrow.asm create mode 100644 travis/insns/ctestge/ctestge.asm create mode 100644 travis/insns/ctestge/ctestge.bin64.t create mode 100644 travis/insns/ctestge/ctestge.json create mode 100644 travis/insns/ctestge/ctestge_narrow.asm create mode 100644 travis/insns/ctestl/ctestl.asm create mode 100644 travis/insns/ctestl/ctestl.bin64.t create mode 100644 travis/insns/ctestl/ctestl.json create mode 100644 travis/insns/ctestl/ctestl_narrow.asm create mode 100644 travis/insns/ctestle/ctestle.asm create mode 100644 travis/insns/ctestle/ctestle.bin64.t create mode 100644 travis/insns/ctestle/ctestle.json create mode 100644 travis/insns/ctestle/ctestle_narrow.asm create mode 100644 travis/insns/ctestna/ctestna.asm create mode 100644 travis/insns/ctestna/ctestna.bin64.t create mode 100644 travis/insns/ctestna/ctestna.json create mode 100644 travis/insns/ctestna/ctestna_narrow.asm create mode 100644 travis/insns/ctestnae/ctestnae.asm create mode 100644 travis/insns/ctestnae/ctestnae.bin64.t create mode 100644 travis/insns/ctestnae/ctestnae.json create mode 100644 travis/insns/ctestnae/ctestnae_narrow.asm create mode 100644 travis/insns/ctestnb/ctestnb.asm create mode 100644 travis/insns/ctestnb/ctestnb.bin64.t create mode 100644 travis/insns/ctestnb/ctestnb.json create mode 100644 travis/insns/ctestnb/ctestnb_narrow.asm create mode 100644 travis/insns/ctestnbe/ctestnbe.asm create mode 100644 travis/insns/ctestnbe/ctestnbe.bin64.t create mode 100644 travis/insns/ctestnbe/ctestnbe.json create mode 100644 travis/insns/ctestnbe/ctestnbe_narrow.asm create mode 100644 travis/insns/ctestnc/ctestnc.asm create mode 100644 travis/insns/ctestnc/ctestnc.bin64.t create mode 100644 travis/insns/ctestnc/ctestnc.json create mode 100644 travis/insns/ctestnc/ctestnc_narrow.asm create mode 100644 travis/insns/ctestne/ctestne.asm create mode 100644 travis/insns/ctestne/ctestne.bin64.t create mode 100644 travis/insns/ctestne/ctestne.json create mode 100644 travis/insns/ctestne/ctestne_narrow.asm create mode 100644 travis/insns/ctestng/ctestng.asm create mode 100644 travis/insns/ctestng/ctestng.bin64.t create mode 100644 travis/insns/ctestng/ctestng.json create mode 100644 travis/insns/ctestng/ctestng_narrow.asm create mode 100644 travis/insns/ctestnge/ctestnge.asm create mode 100644 travis/insns/ctestnge/ctestnge.bin64.t create mode 100644 travis/insns/ctestnge/ctestnge.json create mode 100644 travis/insns/ctestnge/ctestnge_narrow.asm create mode 100644 travis/insns/ctestnl/ctestnl.asm create mode 100644 travis/insns/ctestnl/ctestnl.bin64.t create mode 100644 travis/insns/ctestnl/ctestnl.json create mode 100644 travis/insns/ctestnl/ctestnl_narrow.asm create mode 100644 travis/insns/ctestnle/ctestnle.asm create mode 100644 travis/insns/ctestnle/ctestnle.bin64.t create mode 100644 travis/insns/ctestnle/ctestnle.json create mode 100644 travis/insns/ctestnle/ctestnle_narrow.asm create mode 100644 travis/insns/ctestno/ctestno.asm create mode 100644 travis/insns/ctestno/ctestno.bin64.t create mode 100644 travis/insns/ctestno/ctestno.json create mode 100644 travis/insns/ctestno/ctestno_narrow.asm create mode 100644 travis/insns/ctestns/ctestns.asm create mode 100644 travis/insns/ctestns/ctestns.bin64.t create mode 100644 travis/insns/ctestns/ctestns.json create mode 100644 travis/insns/ctestns/ctestns_narrow.asm create mode 100644 travis/insns/ctestnz/ctestnz.asm create mode 100644 travis/insns/ctestnz/ctestnz.bin64.t create mode 100644 travis/insns/ctestnz/ctestnz.json create mode 100644 travis/insns/ctestnz/ctestnz_narrow.asm create mode 100644 travis/insns/ctesto/ctesto.asm create mode 100644 travis/insns/ctesto/ctesto.bin64.t create mode 100644 travis/insns/ctesto/ctesto.json create mode 100644 travis/insns/ctesto/ctesto_narrow.asm create mode 100644 travis/insns/ctests/ctests.asm create mode 100644 travis/insns/ctests/ctests.bin64.t create mode 100644 travis/insns/ctests/ctests.json create mode 100644 travis/insns/ctests/ctests_narrow.asm create mode 100644 travis/insns/ctestt/ctestt.asm create mode 100644 travis/insns/ctestt/ctestt.bin64.t create mode 100644 travis/insns/ctestt/ctestt.json create mode 100644 travis/insns/ctestt/ctestt_narrow.asm create mode 100644 travis/insns/ctestz/ctestz.asm create mode 100644 travis/insns/ctestz/ctestz.bin64.t create mode 100644 travis/insns/ctestz/ctestz.json create mode 100644 travis/insns/ctestz/ctestz_narrow.asm create mode 100644 travis/insns/jc/jc.asm create mode 100644 travis/insns/jc/jc.bin16.t create mode 100644 travis/insns/jc/jc.bin32.t create mode 100644 travis/insns/jc/jc.bin64.t create mode 100644 travis/insns/jc/jc.json create mode 100644 travis/insns/jc/jc_narrow.asm create mode 100644 travis/insns/jna/jna.asm create mode 100644 travis/insns/jna/jna.bin16.t create mode 100644 travis/insns/jna/jna.bin32.t create mode 100644 travis/insns/jna/jna.bin64.t create mode 100644 travis/insns/jna/jna.json create mode 100644 travis/insns/jna/jna_narrow.asm create mode 100644 travis/insns/jnae/jnae.asm create mode 100644 travis/insns/jnae/jnae.bin16.t create mode 100644 travis/insns/jnae/jnae.bin32.t create mode 100644 travis/insns/jnae/jnae.bin64.t create mode 100644 travis/insns/jnae/jnae.json create mode 100644 travis/insns/jnae/jnae_narrow.asm create mode 100644 travis/insns/jnb/jnb.asm create mode 100644 travis/insns/jnb/jnb.bin16.t create mode 100644 travis/insns/jnb/jnb.bin32.t create mode 100644 travis/insns/jnb/jnb.bin64.t create mode 100644 travis/insns/jnb/jnb.json create mode 100644 travis/insns/jnb/jnb_narrow.asm create mode 100644 travis/insns/jnbe/jnbe.asm create mode 100644 travis/insns/jnbe/jnbe.bin16.t create mode 100644 travis/insns/jnbe/jnbe.bin32.t create mode 100644 travis/insns/jnbe/jnbe.bin64.t create mode 100644 travis/insns/jnbe/jnbe.json create mode 100644 travis/insns/jnbe/jnbe_narrow.asm create mode 100644 travis/insns/jnc/jnc.asm create mode 100644 travis/insns/jnc/jnc.bin16.t create mode 100644 travis/insns/jnc/jnc.bin32.t create mode 100644 travis/insns/jnc/jnc.bin64.t create mode 100644 travis/insns/jnc/jnc.json create mode 100644 travis/insns/jnc/jnc_narrow.asm create mode 100644 travis/insns/jng/jng.asm create mode 100644 travis/insns/jng/jng.bin16.t create mode 100644 travis/insns/jng/jng.bin32.t create mode 100644 travis/insns/jng/jng.bin64.t create mode 100644 travis/insns/jng/jng.json create mode 100644 travis/insns/jng/jng_narrow.asm create mode 100644 travis/insns/jnge/jnge.asm create mode 100644 travis/insns/jnge/jnge.bin16.t create mode 100644 travis/insns/jnge/jnge.bin32.t create mode 100644 travis/insns/jnge/jnge.bin64.t create mode 100644 travis/insns/jnge/jnge.json create mode 100644 travis/insns/jnge/jnge_narrow.asm create mode 100644 travis/insns/jnl/jnl.asm create mode 100644 travis/insns/jnl/jnl.bin16.t create mode 100644 travis/insns/jnl/jnl.bin32.t create mode 100644 travis/insns/jnl/jnl.bin64.t create mode 100644 travis/insns/jnl/jnl.json create mode 100644 travis/insns/jnl/jnl_narrow.asm create mode 100644 travis/insns/jnle/jnle.asm create mode 100644 travis/insns/jnle/jnle.bin16.t create mode 100644 travis/insns/jnle/jnle.bin32.t create mode 100644 travis/insns/jnle/jnle.bin64.t create mode 100644 travis/insns/jnle/jnle.json create mode 100644 travis/insns/jnle/jnle_narrow.asm create mode 100644 travis/insns/jnz/jnz.asm create mode 100644 travis/insns/jnz/jnz.bin16.t create mode 100644 travis/insns/jnz/jnz.bin32.t create mode 100644 travis/insns/jnz/jnz.bin64.t create mode 100644 travis/insns/jnz/jnz.json create mode 100644 travis/insns/jnz/jnz_narrow.asm create mode 100644 travis/insns/jpe/jpe.asm create mode 100644 travis/insns/jpe/jpe.bin16.t create mode 100644 travis/insns/jpe/jpe.bin32.t create mode 100644 travis/insns/jpe/jpe.bin64.t create mode 100644 travis/insns/jpe/jpe.json create mode 100644 travis/insns/jpe/jpe_narrow.asm create mode 100644 travis/insns/jpo/jpo.asm create mode 100644 travis/insns/jpo/jpo.bin16.t create mode 100644 travis/insns/jpo/jpo.bin32.t create mode 100644 travis/insns/jpo/jpo.bin64.t create mode 100644 travis/insns/jpo/jpo.json create mode 100644 travis/insns/jpo/jpo_narrow.asm create mode 100644 travis/insns/jz/jz.asm create mode 100644 travis/insns/jz/jz.bin16.t create mode 100644 travis/insns/jz/jz.bin32.t create mode 100644 travis/insns/jz/jz.bin64.t create mode 100644 travis/insns/jz/jz.json create mode 100644 travis/insns/jz/jz_narrow.asm create mode 100644 travis/insns/setaezu/setaezu.asm create mode 100644 travis/insns/setaezu/setaezu.bin64.t create mode 100644 travis/insns/setaezu/setaezu.json create mode 100644 travis/insns/setaezu/setaezu_narrow.asm create mode 100644 travis/insns/setazu/setazu.asm create mode 100644 travis/insns/setazu/setazu.bin64.t create mode 100644 travis/insns/setazu/setazu.json create mode 100644 travis/insns/setazu/setazu_narrow.asm create mode 100644 travis/insns/setbezu/setbezu.asm create mode 100644 travis/insns/setbezu/setbezu.bin64.t create mode 100644 travis/insns/setbezu/setbezu.json create mode 100644 travis/insns/setbezu/setbezu_narrow.asm create mode 100644 travis/insns/setbzu/setbzu.asm create mode 100644 travis/insns/setbzu/setbzu.bin64.t create mode 100644 travis/insns/setbzu/setbzu.json create mode 100644 travis/insns/setbzu/setbzu_narrow.asm create mode 100644 travis/insns/setc/setc.asm create mode 100644 travis/insns/setc/setc.bin64.t create mode 100644 travis/insns/setc/setc.json create mode 100644 travis/insns/setc/setc_narrow.asm create mode 100644 travis/insns/setczu/setczu.asm create mode 100644 travis/insns/setczu/setczu.bin64.t create mode 100644 travis/insns/setczu/setczu.json create mode 100644 travis/insns/setczu/setczu_narrow.asm create mode 100644 travis/insns/setezu/setezu.asm create mode 100644 travis/insns/setezu/setezu.bin64.t create mode 100644 travis/insns/setezu/setezu.json create mode 100644 travis/insns/setezu/setezu_narrow.asm create mode 100644 travis/insns/setgezu/setgezu.asm create mode 100644 travis/insns/setgezu/setgezu.bin64.t create mode 100644 travis/insns/setgezu/setgezu.json create mode 100644 travis/insns/setgezu/setgezu_narrow.asm create mode 100644 travis/insns/setgzu/setgzu.asm create mode 100644 travis/insns/setgzu/setgzu.bin64.t create mode 100644 travis/insns/setgzu/setgzu.json create mode 100644 travis/insns/setgzu/setgzu_narrow.asm create mode 100644 travis/insns/setlezu/setlezu.asm create mode 100644 travis/insns/setlezu/setlezu.bin64.t create mode 100644 travis/insns/setlezu/setlezu.json create mode 100644 travis/insns/setlezu/setlezu_narrow.asm create mode 100644 travis/insns/setlzu/setlzu.asm create mode 100644 travis/insns/setlzu/setlzu.bin64.t create mode 100644 travis/insns/setlzu/setlzu.json create mode 100644 travis/insns/setlzu/setlzu_narrow.asm create mode 100644 travis/insns/setna/setna.asm create mode 100644 travis/insns/setna/setna.bin64.t create mode 100644 travis/insns/setna/setna.json create mode 100644 travis/insns/setna/setna_narrow.asm create mode 100644 travis/insns/setnae/setnae.asm create mode 100644 travis/insns/setnae/setnae.bin64.t create mode 100644 travis/insns/setnae/setnae.json create mode 100644 travis/insns/setnae/setnae_narrow.asm create mode 100644 travis/insns/setnaezu/setnaezu.asm create mode 100644 travis/insns/setnaezu/setnaezu.bin64.t create mode 100644 travis/insns/setnaezu/setnaezu.json create mode 100644 travis/insns/setnaezu/setnaezu_narrow.asm create mode 100644 travis/insns/setnazu/setnazu.asm create mode 100644 travis/insns/setnazu/setnazu.bin64.t create mode 100644 travis/insns/setnazu/setnazu.json create mode 100644 travis/insns/setnazu/setnazu_narrow.asm create mode 100644 travis/insns/setnb/setnb.asm create mode 100644 travis/insns/setnb/setnb.bin64.t create mode 100644 travis/insns/setnb/setnb.json create mode 100644 travis/insns/setnb/setnb_narrow.asm create mode 100644 travis/insns/setnbe/setnbe.asm create mode 100644 travis/insns/setnbe/setnbe.bin64.t create mode 100644 travis/insns/setnbe/setnbe.json create mode 100644 travis/insns/setnbe/setnbe_narrow.asm create mode 100644 travis/insns/setnbezu/setnbezu.asm create mode 100644 travis/insns/setnbezu/setnbezu.bin64.t create mode 100644 travis/insns/setnbezu/setnbezu.json create mode 100644 travis/insns/setnbezu/setnbezu_narrow.asm create mode 100644 travis/insns/setnbzu/setnbzu.asm create mode 100644 travis/insns/setnbzu/setnbzu.bin64.t create mode 100644 travis/insns/setnbzu/setnbzu.json create mode 100644 travis/insns/setnbzu/setnbzu_narrow.asm create mode 100644 travis/insns/setnc/setnc.asm create mode 100644 travis/insns/setnc/setnc.bin64.t create mode 100644 travis/insns/setnc/setnc.json create mode 100644 travis/insns/setnc/setnc_narrow.asm create mode 100644 travis/insns/setnczu/setnczu.asm create mode 100644 travis/insns/setnczu/setnczu.bin64.t create mode 100644 travis/insns/setnczu/setnczu.json create mode 100644 travis/insns/setnczu/setnczu_narrow.asm create mode 100644 travis/insns/setnezu/setnezu.asm create mode 100644 travis/insns/setnezu/setnezu.bin64.t create mode 100644 travis/insns/setnezu/setnezu.json create mode 100644 travis/insns/setnezu/setnezu_narrow.asm create mode 100644 travis/insns/setng/setng.asm create mode 100644 travis/insns/setng/setng.bin64.t create mode 100644 travis/insns/setng/setng.json create mode 100644 travis/insns/setng/setng_narrow.asm create mode 100644 travis/insns/setnge/setnge.asm create mode 100644 travis/insns/setnge/setnge.bin64.t create mode 100644 travis/insns/setnge/setnge.json create mode 100644 travis/insns/setnge/setnge_narrow.asm create mode 100644 travis/insns/setngezu/setngezu.asm create mode 100644 travis/insns/setngezu/setngezu.bin64.t create mode 100644 travis/insns/setngezu/setngezu.json create mode 100644 travis/insns/setngezu/setngezu_narrow.asm create mode 100644 travis/insns/setngzu/setngzu.asm create mode 100644 travis/insns/setngzu/setngzu.bin64.t create mode 100644 travis/insns/setngzu/setngzu.json create mode 100644 travis/insns/setngzu/setngzu_narrow.asm create mode 100644 travis/insns/setnl/setnl.asm create mode 100644 travis/insns/setnl/setnl.bin64.t create mode 100644 travis/insns/setnl/setnl.json create mode 100644 travis/insns/setnl/setnl_narrow.asm create mode 100644 travis/insns/setnle/setnle.asm create mode 100644 travis/insns/setnle/setnle.bin64.t create mode 100644 travis/insns/setnle/setnle.json create mode 100644 travis/insns/setnle/setnle_narrow.asm create mode 100644 travis/insns/setnlezu/setnlezu.asm create mode 100644 travis/insns/setnlezu/setnlezu.bin64.t create mode 100644 travis/insns/setnlezu/setnlezu.json create mode 100644 travis/insns/setnlezu/setnlezu_narrow.asm create mode 100644 travis/insns/setnlzu/setnlzu.asm create mode 100644 travis/insns/setnlzu/setnlzu.bin64.t create mode 100644 travis/insns/setnlzu/setnlzu.json create mode 100644 travis/insns/setnlzu/setnlzu_narrow.asm create mode 100644 travis/insns/setnozu/setnozu.asm create mode 100644 travis/insns/setnozu/setnozu.bin64.t create mode 100644 travis/insns/setnozu/setnozu.json create mode 100644 travis/insns/setnozu/setnozu_narrow.asm create mode 100644 travis/insns/setnpzu/setnpzu.asm create mode 100644 travis/insns/setnpzu/setnpzu.bin64.t create mode 100644 travis/insns/setnpzu/setnpzu.json create mode 100644 travis/insns/setnpzu/setnpzu_narrow.asm create mode 100644 travis/insns/setnszu/setnszu.asm create mode 100644 travis/insns/setnszu/setnszu.bin64.t create mode 100644 travis/insns/setnszu/setnszu.json create mode 100644 travis/insns/setnszu/setnszu_narrow.asm create mode 100644 travis/insns/setnz/setnz.asm create mode 100644 travis/insns/setnz/setnz.bin64.t create mode 100644 travis/insns/setnz/setnz.json create mode 100644 travis/insns/setnz/setnz_narrow.asm create mode 100644 travis/insns/setnzzu/setnzzu.asm create mode 100644 travis/insns/setnzzu/setnzzu.bin64.t create mode 100644 travis/insns/setnzzu/setnzzu.json create mode 100644 travis/insns/setnzzu/setnzzu_narrow.asm create mode 100644 travis/insns/setozu/setozu.asm create mode 100644 travis/insns/setozu/setozu.bin64.t create mode 100644 travis/insns/setozu/setozu.json create mode 100644 travis/insns/setozu/setozu_narrow.asm create mode 100644 travis/insns/setpe/setpe.asm create mode 100644 travis/insns/setpe/setpe.bin64.t create mode 100644 travis/insns/setpe/setpe.json create mode 100644 travis/insns/setpe/setpe_narrow.asm create mode 100644 travis/insns/setpezu/setpezu.asm create mode 100644 travis/insns/setpezu/setpezu.bin64.t create mode 100644 travis/insns/setpezu/setpezu.json create mode 100644 travis/insns/setpezu/setpezu_narrow.asm create mode 100644 travis/insns/setpo/setpo.asm create mode 100644 travis/insns/setpo/setpo.bin64.t create mode 100644 travis/insns/setpo/setpo.json create mode 100644 travis/insns/setpo/setpo_narrow.asm create mode 100644 travis/insns/setpozu/setpozu.asm create mode 100644 travis/insns/setpozu/setpozu.bin64.t create mode 100644 travis/insns/setpozu/setpozu.json create mode 100644 travis/insns/setpozu/setpozu_narrow.asm create mode 100644 travis/insns/setpzu/setpzu.asm create mode 100644 travis/insns/setpzu/setpzu.bin64.t create mode 100644 travis/insns/setpzu/setpzu.json create mode 100644 travis/insns/setpzu/setpzu_narrow.asm create mode 100644 travis/insns/setszu/setszu.asm create mode 100644 travis/insns/setszu/setszu.bin64.t create mode 100644 travis/insns/setszu/setszu.json create mode 100644 travis/insns/setszu/setszu_narrow.asm create mode 100644 travis/insns/setz/setz.asm create mode 100644 travis/insns/setz/setz.bin64.t create mode 100644 travis/insns/setz/setz.json create mode 100644 travis/insns/setz/setz_narrow.asm create mode 100644 travis/insns/setzzu/setzzu.asm create mode 100644 travis/insns/setzzu/setzzu.bin64.t create mode 100644 travis/insns/setzzu/setzzu.json create mode 100644 travis/insns/setzzu/setzzu_narrow.asm create mode 100644 x86/insns-cc.ph diff --git a/Makefile.in b/Makefile.in index c1746efd4..c41e6b170 100644 --- a/Makefile.in +++ b/Makefile.in @@ -284,7 +284,7 @@ PERLREQ_CLEANABLE = \ PERLREQ = $(PERLREQ_CLEANABLE) -INSDEP = x86/insns.xda x86/insns.pl x86/insns-iflags.ph x86/iflags.ph +INSDEP = x86/insns.xda x86/insns.pl x86/insns-iflags.ph x86/iflags.ph x86/insns-cc.ph x86/insns.xda: x86/insns.dat x86/preinsns.pl $(DIRS) $(RUNPERL) $(srcdir)/x86/preinsns.pl $(srcdir)/x86/insns.dat $@ diff --git a/tools/testgen/README.md b/tools/testgen/README.md index 96ec68c1d..1e6620558 100644 --- a/tools/testgen/README.md +++ b/tools/testgen/README.md @@ -8,7 +8,7 @@ into the existing `tools/travis/nasm-t.py` harness. This gives every instruction-set pattern regression coverage without hand-writing thousands of test cases. -The generated tree currently checked in lives at `travis/insns/` (2432 +The generated tree currently checked in lives at `travis/insns/` (2606 mnemonic subdirectories as of the last full run). ## Usage @@ -100,19 +100,30 @@ targets. ## Condition-code mnemonic families `insns.xda` leaves condition-code instruction families as literal, -unexpanded placeholders: `Jcc`, `SETcc`, `CMOVcc`, `CFCMOVcc`. Unlike -`$bwdq`-style width macros (which `insns.pl` *does* pre-expand into -concrete lines in `.xda`), NASM's parser expands condition codes against -its own cc-table at parse time — so the literal placeholder mnemonic -isn't directly assemblable. The generator expands these four families -itself into concrete mnemonics (`JE`, `SETNZ`, `CMOVGE`, ...) using the -16 canonical condition-code suffixes -(`o no b ae e ne be a s ns p np l ge le g`). +unexpanded placeholders: `Jcc`, `SETcc`, `CMOVcc`, `CFCMOVcc` (the "cc" +family) and the newer APX `CCMPscc`, `CTESTscc`, `CMPccXADD`, `SETccZU` +(the "scc" family). Unlike `$bwdq`-style width macros (which `insns.pl` +*does* pre-expand into concrete lines in `.xda`), NASM's parser expands +condition codes against its own cc-table at parse time — and +`x86/insns.pl`'s own `conditional_forms()` performs the equivalent +expansion for the C-code generators, but only *after* `insns.xda` has +already been written by `preinsns.pl`, so the placeholders reach this +tool unexpanded either way. -**Known gap:** the newer APX condition-suffix families (`CCMPscc`, -`CTESTscc`, `CMPccXADD`, `SETccZU`) are *not* expanded and are currently -dropped as unsupported. Extending the `@cc_suffixes` expansion loop to -cover these would close this gap. +The condition-code table (`%conds`, plus the `$c_cc`/`$c_scc` masks +distinguishing which suffixes are valid for which family) is shared +between `insns.pl` and this generator via `x86/insns-cc.ph`, a small +Perl module `require`d by both — this guarantees the two expansions +never drift out of sync, since there's only one copy of the +suffix/mask data. `cc_suffix_list($is_scc)` (defined in that module) +returns the applicable suffix list for either family, and the generator +mirrors `insns.pl`'s own detection (`$mnem =~ /s?cc/`, case-sensitive) +and substitution (`$mnem =~ s/s?cc/\U$suffix/`) exactly, so e.g. `Jcc` +expands to `JE`/`JNE`/`JGE`/... , `CCMPscc` expands to `CCMPE`/ +`CCMPNE`/... (excluding the "cc"-only suffixes `pe`/`po`/`p`/`np`, which +aren't valid for `scc`-family instructions), and `SETccZU` expands to +`SETNEZU`/... . Any future new "cc"/"scc" family added to `insns.dat` +is picked up automatically without changes to this script. ## Bit-width (16/32/64) handling @@ -175,15 +186,15 @@ The generator prints a coverage summary at the end of each run unsupported operand-type tokens), so gaps are self-documenting. As of the last full run: -- **2432 / 2452 mnemonics generate at least one assemblable template.** -- **20 mnemonics produce zero output and are dropped**, mostly: +- **2606 / 2622 mnemonics generate at least one assemblable template** + (includes all concrete expansions of the `cc`/`scc` condition-code + families — see above). +- **16 mnemonics produce zero output and are dropped**, mostly: - `HINT_NOP0` .. `HINT_NOP63` placeholder mnemonics, - `LOADALL` / `LOADALL286`, - a handful of exotic AMX-transpose / APX instructions whose full operand grammar wasn't targeted (e.g. `T2RPNTLVWZ0*`, `TCONJT*`, `TTMMULTF32PS`). -- APX `scc`-suffix condition-code families (`CCMPscc`, `CTESTscc`, - `CMPccXADD`, `SETccZU`) are not expanded (see above). - Memory/vsib operands only exercise base-register-free addressing forms (see above) — true base+index+scale+disp combinations aren't covered by generated tests. @@ -207,5 +218,5 @@ tests + `travis/insns/`): python3 tools/travis/nasm-t.py --nasm=./nasm --directory=./travis run ``` -4225 tests total, 4224 PASS, 1 pre-existing SKIP (`time`, an +4427 tests total, 4426 PASS, 1 pre-existing SKIP (`time`, an intentional/known skip unrelated to this tool), 0 FAIL, 0 ABORT. diff --git a/tools/testgen/gen-insn-tests.pl b/tools/testgen/gen-insn-tests.pl index 4579721d4..1851af1d6 100755 --- a/tools/testgen/gen-insn-tests.pl +++ b/tools/testgen/gen-insn-tests.pl @@ -91,14 +91,19 @@ GetOptions( my %by_mnemonic; # mnemonic => [ { ops => [...], flags => {...} }, ... ] # insns.xda leaves condition-code instruction *families* as literal -# "cc"-suffixed placeholders (e.g. mnemonic "Jcc") -- the parser -# expands these against a condition-code table at parse time rather -# than insns.pl expanding them into per-condition lines the way the -# $bwdq-style width macros are expanded. Mirror that expansion here so -# concrete, testable mnemonics (JE, SETNZ, CMOVGE, ...) get generated -# instead of the unusable literal placeholder. -my @cc_suffixes = qw(o no b ae e ne be a s ns p np l ge le g); -my %cc_families = map { $_ => 1 } qw(Jcc SETcc CMOVcc CFCMOVcc); +# "...cc"/"...scc"-suffixed placeholders (Jcc, SETcc, CMOVcc, CFCMOVcc, +# CCMPscc, CTESTscc, CMPccXADD, SETccZU) -- x86/insns.pl's own +# conditional_forms() expands these into one concrete pattern per +# applicable condition code, but that expansion happens *after* +# insns.xda is generated (insns.xda comes from preinsns.pl), so the +# placeholders reach us unexpanded. Mirror insns.pl's own detection +# (case-sensitive "/s?cc/" match) and expansion using the shared +# x86/insns-cc.ph condition-code tables, so concrete, testable +# mnemonics (JE, SETNZ, CMOVGE, CCMPNE, SETccZU -> SETNEZU, ...) get +# generated instead of the unusable literal placeholder, and any +# future new cc/scc family added to insns.dat is picked up +# automatically without touching this script. +require 'x86/insns-cc.ph'; open(my $xda, '<', $xda_file) or die "cannot open $xda_file: $!\n"; while (my $line = <$xda>) { @@ -114,10 +119,10 @@ while (my $line = <$xda>) { my @ops = ($opstr eq 'void') ? () : split(/,/, $opstr); - if ($cc_families{$mnem}) { - (my $prefix = $mnem) =~ s/cc$//; - for my $suf (@cc_suffixes) { - my $concrete = uc($prefix . $suf); + if ($mnem =~ /s?cc/) { # case-sensitive, same as insns.pl + my $is_scc = ($mnem =~ /scc/); + for my $suf (cc_suffix_list($is_scc)) { + (my $concrete = $mnem) =~ s/s?cc/\U$suf/; push @{ $by_mnemonic{$concrete} }, { ops => \@ops, flags => \%flags }; } next; diff --git a/travis/insns/ccmp/ccmp.asm b/travis/insns/ccmp/ccmp.asm new file mode 100644 index 000000000..cef1b1a7c --- /dev/null +++ b/travis/insns/ccmp/ccmp.asm @@ -0,0 +1,9 @@ +default rel + ccmp 6, byte [0xe6d], dl + ccmp 10, cl, al + ccmp 1, si, bp + ccmp 10, word [0x708], dx + ccmp 10, ebx, esi + ccmp 10, esi, ebx + ccmp 1, qword [0x7aa], rax + ccmp 3, rcx, rbp diff --git a/travis/insns/ccmp/ccmp.bin64.t b/travis/insns/ccmp/ccmp.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..b9bbef34bb5816b2db9bc700ae4fa220b36c69ac GIT binary patch literal 63 zcmYfLV!~}9qMFOcz>xGMgxlg^(idKC%Xdj%Lb)wPR5{oo!j_*wl9u<9zVvWgvZ$^C K3(w)Ud5q3NHgg(w9_r%j00uM3s#ZB*4OMsiS%X%=BTmJec%l3A^Rt Qq%UvSEoD^aaWF6d0RAx*{Qv*} literal 0 HcmV?d00001 diff --git a/travis/insns/ccmpa/ccmpa.json b/travis/insns/ccmpa/ccmpa.json new file mode 100644 index 000000000..2d1c9f226 --- /dev/null +++ b/travis/insns/ccmpa/ccmpa.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CCMPA", + "id": "ccmpa64", + "format": "bin", + "source": "ccmpa.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/ccmpa/", + "target": [ + { "output": "ccmpa.bin64", "match": "ccmpa.bin64.t" } + ] + } +] diff --git a/travis/insns/ccmpa/ccmpa_narrow.asm b/travis/insns/ccmpa/ccmpa_narrow.asm new file mode 100644 index 000000000..e8c699d84 --- /dev/null +++ b/travis/insns/ccmpa/ccmpa_narrow.asm @@ -0,0 +1,6 @@ + ccmpa 10, dl, bl + ccmpa 4, byte [0xd64], dl + ccmpa 12, di, ax + ccmpa 12, word [0x106], si + ccmpa 0, dword [0x1c4], ebp + ccmpa 9, ecx, eax diff --git a/travis/insns/ccmpae/ccmpae.asm b/travis/insns/ccmpae/ccmpae.asm new file mode 100644 index 000000000..cca15f44a --- /dev/null +++ b/travis/insns/ccmpae/ccmpae.asm @@ -0,0 +1,9 @@ +default rel + ccmpae 8, byte [0x14d], dl + ccmpae 10, al, al + ccmpae 14, si, cx + ccmpae 13, word [0x472], si + ccmpae 4, edi, edi + ccmpae 10, esi, eax + ccmpae 5, qword [0xa79], rbp + ccmpae 2, qword [0x76d], rdi diff --git a/travis/insns/ccmpae/ccmpae.bin64.t b/travis/insns/ccmpae/ccmpae.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..df0e608965f24064a87f85ccf4e37e3d50e36297 GIT binary patch literal 68 zcmYfL;=*hpqUy`Yz>xGMgxTUi(w9gj;PhqySQO#v%U;qFZR2CBe literal 0 HcmV?d00001 diff --git a/travis/insns/ccmpae/ccmpae.json b/travis/insns/ccmpae/ccmpae.json new file mode 100644 index 000000000..7d85d033d --- /dev/null +++ b/travis/insns/ccmpae/ccmpae.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CCMPAE", + "id": "ccmpae64", + "format": "bin", + "source": "ccmpae.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/ccmpae/", + "target": [ + { "output": "ccmpae.bin64", "match": "ccmpae.bin64.t" } + ] + } +] diff --git a/travis/insns/ccmpae/ccmpae_narrow.asm b/travis/insns/ccmpae/ccmpae_narrow.asm new file mode 100644 index 000000000..682bac06e --- /dev/null +++ b/travis/insns/ccmpae/ccmpae_narrow.asm @@ -0,0 +1,6 @@ + ccmpae 8, byte [0x14d], dl + ccmpae 10, al, al + ccmpae 14, si, cx + ccmpae 13, word [0x472], si + ccmpae 4, edi, edi + ccmpae 10, esi, eax diff --git a/travis/insns/ccmpb/ccmpb.asm b/travis/insns/ccmpb/ccmpb.asm new file mode 100644 index 000000000..4c50798b4 --- /dev/null +++ b/travis/insns/ccmpb/ccmpb.asm @@ -0,0 +1,9 @@ +default rel + ccmpb 11, bl, bl + ccmpb 11, cl, al + ccmpb 13, si, cx + ccmpb 10, word [0x474], dx + ccmpb 14, eax, ecx + ccmpb 3, ebp, eax + ccmpb 5, rcx, rcx + ccmpb 13, rsi, rdx diff --git a/travis/insns/ccmpb/ccmpb.bin64.t b/travis/insns/ccmpb/ccmpb.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..5ff460eebe9197adff1b155bfe4fe9217eb032b5 GIT binary patch literal 53 zcmYfL62oM1I|)P{O!|_`WO**>ODL12h-wK714Gi65+=(NNnd1`ERQCAS;J&`GU>}3 HCd+F8PiPi! literal 0 HcmV?d00001 diff --git a/travis/insns/ccmpb/ccmpb.json b/travis/insns/ccmpb/ccmpb.json new file mode 100644 index 000000000..6238f9124 --- /dev/null +++ b/travis/insns/ccmpb/ccmpb.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CCMPB", + "id": "ccmpb64", + "format": "bin", + "source": "ccmpb.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/ccmpb/", + "target": [ + { "output": "ccmpb.bin64", "match": "ccmpb.bin64.t" } + ] + } +] diff --git a/travis/insns/ccmpb/ccmpb_narrow.asm b/travis/insns/ccmpb/ccmpb_narrow.asm new file mode 100644 index 000000000..cc93c5304 --- /dev/null +++ b/travis/insns/ccmpb/ccmpb_narrow.asm @@ -0,0 +1,6 @@ + ccmpb 11, bl, bl + ccmpb 11, cl, al + ccmpb 13, si, cx + ccmpb 10, word [0x474], dx + ccmpb 14, eax, ecx + ccmpb 3, ebp, eax diff --git a/travis/insns/ccmpbe/ccmpbe.asm b/travis/insns/ccmpbe/ccmpbe.asm new file mode 100644 index 000000000..10faf8a21 --- /dev/null +++ b/travis/insns/ccmpbe/ccmpbe.asm @@ -0,0 +1,9 @@ +default rel + ccmpbe 6, dl, bl + ccmpbe 9, cl, al + ccmpbe 12, cx, di + ccmpbe 2, di, di + ccmpbe 11, dword [0x3b2], ebp + ccmpbe 2, eax, esi + ccmpbe 0, qword [0xdd8], rdi + ccmpbe 10, rsi, rdi diff --git a/travis/insns/ccmpbe/ccmpbe.bin64.t b/travis/insns/ccmpbe/ccmpbe.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..a7d7f30b7f1fe19c7cb1d736e883ad9c45d0f102 GIT binary patch literal 58 zcmYfLV!~!|E9r|5o5jJTFR5&nKa;+QvRVF5`VzxtsiV4ynSmkciwK+LhomnpY?d~v NH+Vq;SJ*870RY0i7d8L@ literal 0 HcmV?d00001 diff --git a/travis/insns/ccmpbe/ccmpbe.json b/travis/insns/ccmpbe/ccmpbe.json new file mode 100644 index 000000000..e1fda2fda --- /dev/null +++ b/travis/insns/ccmpbe/ccmpbe.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CCMPBE", + "id": "ccmpbe64", + "format": "bin", + "source": "ccmpbe.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/ccmpbe/", + "target": [ + { "output": "ccmpbe.bin64", "match": "ccmpbe.bin64.t" } + ] + } +] diff --git a/travis/insns/ccmpbe/ccmpbe_narrow.asm b/travis/insns/ccmpbe/ccmpbe_narrow.asm new file mode 100644 index 000000000..85b5e5146 --- /dev/null +++ b/travis/insns/ccmpbe/ccmpbe_narrow.asm @@ -0,0 +1,6 @@ + ccmpbe 6, dl, bl + ccmpbe 9, cl, al + ccmpbe 12, cx, di + ccmpbe 2, di, di + ccmpbe 11, dword [0x3b2], ebp + ccmpbe 2, eax, esi diff --git a/travis/insns/ccmpc/ccmpc.asm b/travis/insns/ccmpc/ccmpc.asm new file mode 100644 index 000000000..8157f49b3 --- /dev/null +++ b/travis/insns/ccmpc/ccmpc.asm @@ -0,0 +1,9 @@ +default rel + ccmpc 9, al, dl + ccmpc 2, bl, cl + ccmpc 11, word [0x48b], ax + ccmpc 5, dx, si + ccmpc 5, ebp, eax + ccmpc 14, dword [0x17b], ebp + ccmpc 11, rax, rsi + ccmpc 13, qword [0x544], rdi diff --git a/travis/insns/ccmpc/ccmpc.bin64.t b/travis/insns/ccmpc/ccmpc.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..ad8b9f9c0b769ec364c5ce372f8f3b06f92cb1a6 GIT binary patch literal 63 zcmYfL;=^QdA?b?H%yi`sxGVy3;^ve7D@mB literal 0 HcmV?d00001 diff --git a/travis/insns/ccmpc/ccmpc.json b/travis/insns/ccmpc/ccmpc.json new file mode 100644 index 000000000..2bca55b42 --- /dev/null +++ b/travis/insns/ccmpc/ccmpc.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CCMPC", + "id": "ccmpc64", + "format": "bin", + "source": "ccmpc.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/ccmpc/", + "target": [ + { "output": "ccmpc.bin64", "match": "ccmpc.bin64.t" } + ] + } +] diff --git a/travis/insns/ccmpc/ccmpc_narrow.asm b/travis/insns/ccmpc/ccmpc_narrow.asm new file mode 100644 index 000000000..201b242ac --- /dev/null +++ b/travis/insns/ccmpc/ccmpc_narrow.asm @@ -0,0 +1,6 @@ + ccmpc 9, al, dl + ccmpc 2, bl, cl + ccmpc 11, word [0x48b], ax + ccmpc 5, dx, si + ccmpc 5, ebp, eax + ccmpc 14, dword [0x17b], ebp diff --git a/travis/insns/ccmpe/ccmpe.asm b/travis/insns/ccmpe/ccmpe.asm new file mode 100644 index 000000000..555239b83 --- /dev/null +++ b/travis/insns/ccmpe/ccmpe.asm @@ -0,0 +1,9 @@ +default rel + ccmpe 7, al, bl + ccmpe 13, cl, al + ccmpe 2, si, dx + ccmpe 3, cx, dx + ccmpe 12, eax, ecx + ccmpe 2, edi, edi + ccmpe 5, rbx, rbp + ccmpe 3, qword [0x8ec], rdx diff --git a/travis/insns/ccmpe/ccmpe.bin64.t b/travis/insns/ccmpe/ccmpe.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..407acd3db0626fc41eabd9c8d49d4ff62b165561 GIT binary patch literal 53 zcmV-50LuSj^gIMO*kbf-1USKB^c4g-)?)M>1Ub=S^kf7%$YS&q1Udg=^sEFq>tghr L1UVEX><9n=c;XgN literal 0 HcmV?d00001 diff --git a/travis/insns/ccmpe/ccmpe.json b/travis/insns/ccmpe/ccmpe.json new file mode 100644 index 000000000..7144096b0 --- /dev/null +++ b/travis/insns/ccmpe/ccmpe.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CCMPE", + "id": "ccmpe64", + "format": "bin", + "source": "ccmpe.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/ccmpe/", + "target": [ + { "output": "ccmpe.bin64", "match": "ccmpe.bin64.t" } + ] + } +] diff --git a/travis/insns/ccmpe/ccmpe_narrow.asm b/travis/insns/ccmpe/ccmpe_narrow.asm new file mode 100644 index 000000000..0181fc469 --- /dev/null +++ b/travis/insns/ccmpe/ccmpe_narrow.asm @@ -0,0 +1,6 @@ + ccmpe 7, al, bl + ccmpe 13, cl, al + ccmpe 2, si, dx + ccmpe 3, cx, dx + ccmpe 12, eax, ecx + ccmpe 2, edi, edi diff --git a/travis/insns/ccmpf/ccmpf.asm b/travis/insns/ccmpf/ccmpf.asm new file mode 100644 index 000000000..cadfd2dc9 --- /dev/null +++ b/travis/insns/ccmpf/ccmpf.asm @@ -0,0 +1,9 @@ +default rel + ccmpf 2, al, al + ccmpf 7, byte [0x46d], cl + ccmpf 10, word [0xff0], bx + ccmpf 7, word [0xf74], ax + ccmpf 4, edi, esi + ccmpf 4, ecx, ebx + ccmpf 3, rsi, rbp + ccmpf 0, qword [0x4ee], rbx diff --git a/travis/insns/ccmpf/ccmpf.bin64.t b/travis/insns/ccmpf/ccmpf.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..4a61157d09b1baa4961059fc56c063c65899a097 GIT binary patch literal 68 zcmYfLBEoHPAnA(@w*`-CE(-%g(w9(fOBvM<{2-<+w= literal 0 HcmV?d00001 diff --git a/travis/insns/ccmpf/ccmpf.json b/travis/insns/ccmpf/ccmpf.json new file mode 100644 index 000000000..d85c9a121 --- /dev/null +++ b/travis/insns/ccmpf/ccmpf.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CCMPF", + "id": "ccmpf64", + "format": "bin", + "source": "ccmpf.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/ccmpf/", + "target": [ + { "output": "ccmpf.bin64", "match": "ccmpf.bin64.t" } + ] + } +] diff --git a/travis/insns/ccmpf/ccmpf_narrow.asm b/travis/insns/ccmpf/ccmpf_narrow.asm new file mode 100644 index 000000000..0b9043f6d --- /dev/null +++ b/travis/insns/ccmpf/ccmpf_narrow.asm @@ -0,0 +1,6 @@ + ccmpf 2, al, al + ccmpf 7, byte [0x46d], cl + ccmpf 10, word [0xff0], bx + ccmpf 7, word [0xf74], ax + ccmpf 4, edi, esi + ccmpf 4, ecx, ebx diff --git a/travis/insns/ccmpg/ccmpg.asm b/travis/insns/ccmpg/ccmpg.asm new file mode 100644 index 000000000..204229822 --- /dev/null +++ b/travis/insns/ccmpg/ccmpg.asm @@ -0,0 +1,9 @@ +default rel + ccmpg 3, byte [0x4d4], bl + ccmpg 6, al, dl + ccmpg 0, word [0x421], dx + ccmpg 15, word [0xbdb], dx + ccmpg 13, dword [0x786], edx + ccmpg 13, ebp, ecx + ccmpg 1, rcx, rdi + ccmpg 4, rdx, rbx diff --git a/travis/insns/ccmpg/ccmpg.bin64.t b/travis/insns/ccmpg/ccmpg.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..09b072fc470ddc218fb4b570f2a80b6af1930e4f GIT binary patch literal 68 zcmYfLBExSXqk4sffg$OO3BSdKq%W-emLjT(V1Zf?^ENj~E(gSHV}~-&CVlDQxBQv( JWeLCKEdadY7L@=1 literal 0 HcmV?d00001 diff --git a/travis/insns/ccmpg/ccmpg.json b/travis/insns/ccmpg/ccmpg.json new file mode 100644 index 000000000..9325c0a56 --- /dev/null +++ b/travis/insns/ccmpg/ccmpg.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CCMPG", + "id": "ccmpg64", + "format": "bin", + "source": "ccmpg.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/ccmpg/", + "target": [ + { "output": "ccmpg.bin64", "match": "ccmpg.bin64.t" } + ] + } +] diff --git a/travis/insns/ccmpg/ccmpg_narrow.asm b/travis/insns/ccmpg/ccmpg_narrow.asm new file mode 100644 index 000000000..9a30633ae --- /dev/null +++ b/travis/insns/ccmpg/ccmpg_narrow.asm @@ -0,0 +1,6 @@ + ccmpg 3, byte [0x4d4], bl + ccmpg 6, al, dl + ccmpg 0, word [0x421], dx + ccmpg 15, word [0xbdb], dx + ccmpg 13, dword [0x786], edx + ccmpg 13, ebp, ecx diff --git a/travis/insns/ccmpge/ccmpge.asm b/travis/insns/ccmpge/ccmpge.asm new file mode 100644 index 000000000..c0de4ac6d --- /dev/null +++ b/travis/insns/ccmpge/ccmpge.asm @@ -0,0 +1,9 @@ +default rel + ccmpge 7, bl, bl + ccmpge 12, cl, cl + ccmpge 4, bx, bx + ccmpge 4, bp, bx + ccmpge 2, edi, edx + ccmpge 0, ebx, ebx + ccmpge 10, rbx, rdx + ccmpge 11, rdx, rdx diff --git a/travis/insns/ccmpge/ccmpge.bin64.t b/travis/insns/ccmpge/ccmpge.bin64.t new file mode 100644 index 000000000..e752bd44a --- /dev/null +++ b/travis/insns/ccmpge/ccmpge.bin64.t @@ -0,0 +1 @@ +bô< 8Ûbôd 8Ébô% 9Ûbô% 9Ýbô 9×bô 9ÛbôÔ 9ÓbôÜ 9Ò \ No newline at end of file diff --git a/travis/insns/ccmpge/ccmpge.json b/travis/insns/ccmpge/ccmpge.json new file mode 100644 index 000000000..6db592118 --- /dev/null +++ b/travis/insns/ccmpge/ccmpge.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CCMPGE", + "id": "ccmpge64", + "format": "bin", + "source": "ccmpge.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/ccmpge/", + "target": [ + { "output": "ccmpge.bin64", "match": "ccmpge.bin64.t" } + ] + } +] diff --git a/travis/insns/ccmpge/ccmpge_narrow.asm b/travis/insns/ccmpge/ccmpge_narrow.asm new file mode 100644 index 000000000..523f65a80 --- /dev/null +++ b/travis/insns/ccmpge/ccmpge_narrow.asm @@ -0,0 +1,6 @@ + ccmpge 7, bl, bl + ccmpge 12, cl, cl + ccmpge 4, bx, bx + ccmpge 4, bp, bx + ccmpge 2, edi, edx + ccmpge 0, ebx, ebx diff --git a/travis/insns/ccmpl/ccmpl.asm b/travis/insns/ccmpl/ccmpl.asm new file mode 100644 index 000000000..46fd5371c --- /dev/null +++ b/travis/insns/ccmpl/ccmpl.asm @@ -0,0 +1,9 @@ +default rel + ccmpl 8, dl, al + ccmpl 5, dl, cl + ccmpl 1, word [0xf8a], cx + ccmpl 7, word [0x4d1], ax + ccmpl 9, eax, esi + ccmpl 15, ebx, eax + ccmpl 15, qword [0x50c], rbx + ccmpl 10, qword [0xabe], rsi diff --git a/travis/insns/ccmpl/ccmpl.bin64.t b/travis/insns/ccmpl/ccmpl.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..2a5563b0d9fc75bbc76f81670183174d9dd054e2 GIT binary patch literal 68 zcmYfL;=*HbDCvt1kHx8^FT6aKJgQy%3=BzMYWy_+s=04mkuRo(2E_V)SGVIrU=nOb$88V)XP5 LIqG8clV)T6mIq72bB?dX@V)Rr7Ioe|M6b3oXV)X0= LIrU=nxHXhsokr(ic}I%gae$e3>jyCVkOivOJjdMTW`JMm2*2q~r^e N<)@@Cf0!&k0sv4b77+jd literal 0 HcmV?d00001 diff --git a/travis/insns/ccmpnae/ccmpnae.json b/travis/insns/ccmpnae/ccmpnae.json new file mode 100644 index 000000000..ab82ab42b --- /dev/null +++ b/travis/insns/ccmpnae/ccmpnae.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CCMPNAE", + "id": "ccmpnae64", + "format": "bin", + "source": "ccmpnae.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/ccmpnae/", + "target": [ + { "output": "ccmpnae.bin64", "match": "ccmpnae.bin64.t" } + ] + } +] diff --git a/travis/insns/ccmpnae/ccmpnae_narrow.asm b/travis/insns/ccmpnae/ccmpnae_narrow.asm new file mode 100644 index 000000000..db4663e05 --- /dev/null +++ b/travis/insns/ccmpnae/ccmpnae_narrow.asm @@ -0,0 +1,6 @@ + ccmpnae 15, byte [0xc08], dl + ccmpnae 1, dl, bl + ccmpnae 8, bx, dx + ccmpnae 9, cx, cx + ccmpnae 5, ecx, eax + ccmpnae 3, dword [0x868], edi diff --git a/travis/insns/ccmpnb/ccmpnb.asm b/travis/insns/ccmpnb/ccmpnb.asm new file mode 100644 index 000000000..491c34bd0 --- /dev/null +++ b/travis/insns/ccmpnb/ccmpnb.asm @@ -0,0 +1,9 @@ +default rel + ccmpnb 2, byte [0x683], cl + ccmpnb 2, bl, cl + ccmpnb 4, bx, ax + ccmpnb 10, dx, di + ccmpnb 8, edx, ecx + ccmpnb 0, ecx, edi + ccmpnb 2, rdx, rbp + ccmpnb 8, rcx, rbp diff --git a/travis/insns/ccmpnb/ccmpnb.bin64.t b/travis/insns/ccmpnb/ccmpnb.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..274b1d95f1ad9a8283f89a138b3ecd1043497b79 GIT binary patch literal 53 zcmYfLBEoFJquR{Iz>oxDo=*Cr%4~T!=}RcH<*%eKF3gsvlD@DoTmDS?GKJalRnnIu H%$6?!0y7n< literal 0 HcmV?d00001 diff --git a/travis/insns/ccmpnb/ccmpnb.json b/travis/insns/ccmpnb/ccmpnb.json new file mode 100644 index 000000000..ad8cc7931 --- /dev/null +++ b/travis/insns/ccmpnb/ccmpnb.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CCMPNB", + "id": "ccmpnb64", + "format": "bin", + "source": "ccmpnb.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/ccmpnb/", + "target": [ + { "output": "ccmpnb.bin64", "match": "ccmpnb.bin64.t" } + ] + } +] diff --git a/travis/insns/ccmpnb/ccmpnb_narrow.asm b/travis/insns/ccmpnb/ccmpnb_narrow.asm new file mode 100644 index 000000000..724cc979d --- /dev/null +++ b/travis/insns/ccmpnb/ccmpnb_narrow.asm @@ -0,0 +1,6 @@ + ccmpnb 2, byte [0x683], cl + ccmpnb 2, bl, cl + ccmpnb 4, bx, ax + ccmpnb 10, dx, di + ccmpnb 8, edx, ecx + ccmpnb 0, ecx, edi diff --git a/travis/insns/ccmpnbe/ccmpnbe.asm b/travis/insns/ccmpnbe/ccmpnbe.asm new file mode 100644 index 000000000..d4d0251be --- /dev/null +++ b/travis/insns/ccmpnbe/ccmpnbe.asm @@ -0,0 +1,9 @@ +default rel + ccmpnbe 10, al, al + ccmpnbe 0, bl, cl + ccmpnbe 7, word [0xb0f], di + ccmpnbe 9, bx, di + ccmpnbe 7, ebx, ecx + ccmpnbe 9, dword [0x645], eax + ccmpnbe 9, rcx, rbp + ccmpnbe 5, rdi, rdi diff --git a/travis/insns/ccmpnbe/ccmpnbe.bin64.t b/travis/insns/ccmpnbe/ccmpnbe.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..aa751b5243045fb6530bb3b4dfefd6c3dfa3eb6e GIT binary patch literal 58 zcmYfL62fkAAn6MWyT$3GFShKKHmdyG3=BzMeAz93Cw;MDw*(6Nuv@aIy0U?U&#+s* LO!~5h-SR&GY|It8 literal 0 HcmV?d00001 diff --git a/travis/insns/ccmpnbe/ccmpnbe.json b/travis/insns/ccmpnbe/ccmpnbe.json new file mode 100644 index 000000000..4513d0407 --- /dev/null +++ b/travis/insns/ccmpnbe/ccmpnbe.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CCMPNBE", + "id": "ccmpnbe64", + "format": "bin", + "source": "ccmpnbe.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/ccmpnbe/", + "target": [ + { "output": "ccmpnbe.bin64", "match": "ccmpnbe.bin64.t" } + ] + } +] diff --git a/travis/insns/ccmpnbe/ccmpnbe_narrow.asm b/travis/insns/ccmpnbe/ccmpnbe_narrow.asm new file mode 100644 index 000000000..f5af9b822 --- /dev/null +++ b/travis/insns/ccmpnbe/ccmpnbe_narrow.asm @@ -0,0 +1,6 @@ + ccmpnbe 10, al, al + ccmpnbe 0, bl, cl + ccmpnbe 7, word [0xb0f], di + ccmpnbe 9, bx, di + ccmpnbe 7, ebx, ecx + ccmpnbe 9, dword [0x645], eax diff --git a/travis/insns/ccmpnc/ccmpnc.asm b/travis/insns/ccmpnc/ccmpnc.asm new file mode 100644 index 000000000..f25c129b8 --- /dev/null +++ b/travis/insns/ccmpnc/ccmpnc.asm @@ -0,0 +1,9 @@ +default rel + ccmpnc 4, al, cl + ccmpnc 0, bl, cl + ccmpnc 11, word [0xf2c], bx + ccmpnc 4, bp, cx + ccmpnc 9, ebx, esi + ccmpnc 2, dword [0x6f7], ecx + ccmpnc 13, qword [0xa10], rdx + ccmpnc 4, rdx, rsi diff --git a/travis/insns/ccmpnc/ccmpnc.bin64.t b/travis/insns/ccmpnc/ccmpnc.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..bde7ca9e4d4979a6470fc030f939279599950d49 GIT binary patch literal 63 zcmYfLqQY!(BIyeYv&HG8FR{#)GO9ZK3=BzMRGBT$CVlZ?w)~v*MTFUsNA)`!Ncau2 PrHHBk7l^rp+42(rzl0TQ literal 0 HcmV?d00001 diff --git a/travis/insns/ccmpnc/ccmpnc.json b/travis/insns/ccmpnc/ccmpnc.json new file mode 100644 index 000000000..50a7ffa73 --- /dev/null +++ b/travis/insns/ccmpnc/ccmpnc.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CCMPNC", + "id": "ccmpnc64", + "format": "bin", + "source": "ccmpnc.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/ccmpnc/", + "target": [ + { "output": "ccmpnc.bin64", "match": "ccmpnc.bin64.t" } + ] + } +] diff --git a/travis/insns/ccmpnc/ccmpnc_narrow.asm b/travis/insns/ccmpnc/ccmpnc_narrow.asm new file mode 100644 index 000000000..f51d72654 --- /dev/null +++ b/travis/insns/ccmpnc/ccmpnc_narrow.asm @@ -0,0 +1,6 @@ + ccmpnc 4, al, cl + ccmpnc 0, bl, cl + ccmpnc 11, word [0xf2c], bx + ccmpnc 4, bp, cx + ccmpnc 9, ebx, esi + ccmpnc 2, dword [0x6f7], ecx diff --git a/travis/insns/ccmpne/ccmpne.asm b/travis/insns/ccmpne/ccmpne.asm new file mode 100644 index 000000000..be8d060bf --- /dev/null +++ b/travis/insns/ccmpne/ccmpne.asm @@ -0,0 +1,9 @@ +default rel + ccmpne 9, byte [0x206], bl + ccmpne 14, cl, dl + ccmpne 5, word [0xfe2], bx + ccmpne 0, bp, di + ccmpne 4, dword [0xe30], esi + ccmpne 15, ebp, esi + ccmpne 13, qword [0x1a7], rcx + ccmpne 8, rsi, rbp diff --git a/travis/insns/ccmpne/ccmpne.bin64.t b/travis/insns/ccmpne/ccmpne.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..e442a5cd0831f4d6277c5a5edd075319936ca292 GIT binary patch literal 68 zcmYfL;=^hoqsqp_z>xH%gw^6=(idG;OBvNi{2&2VR?ELhUsPBvO;io|Kms+amS2;; SykWKEQC-dm5;($Y`3?ZsKNfue literal 0 HcmV?d00001 diff --git a/travis/insns/ccmpne/ccmpne.json b/travis/insns/ccmpne/ccmpne.json new file mode 100644 index 000000000..f8a0d4246 --- /dev/null +++ b/travis/insns/ccmpne/ccmpne.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CCMPNE", + "id": "ccmpne64", + "format": "bin", + "source": "ccmpne.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/ccmpne/", + "target": [ + { "output": "ccmpne.bin64", "match": "ccmpne.bin64.t" } + ] + } +] diff --git a/travis/insns/ccmpne/ccmpne_narrow.asm b/travis/insns/ccmpne/ccmpne_narrow.asm new file mode 100644 index 000000000..1d9a6b5a5 --- /dev/null +++ b/travis/insns/ccmpne/ccmpne_narrow.asm @@ -0,0 +1,6 @@ + ccmpne 9, byte [0x206], bl + ccmpne 14, cl, dl + ccmpne 5, word [0xfe2], bx + ccmpne 0, bp, di + ccmpne 4, dword [0xe30], esi + ccmpne 15, ebp, esi diff --git a/travis/insns/ccmpng/ccmpng.asm b/travis/insns/ccmpng/ccmpng.asm new file mode 100644 index 000000000..0464f68f0 --- /dev/null +++ b/travis/insns/ccmpng/ccmpng.asm @@ -0,0 +1,9 @@ +default rel + ccmpng 14, cl, bl + ccmpng 6, dl, cl + ccmpng 13, bx, bp + ccmpng 5, word [0xc46], si + ccmpng 3, eax, ebx + ccmpng 15, dword [0xbc9], edx + ccmpng 8, rdi, rdx + ccmpng 2, rax, rbx diff --git a/travis/insns/ccmpng/ccmpng.bin64.t b/travis/insns/ccmpng/ccmpng.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..f283a3bb1451af796ea140a7c2085c16a333a764 GIT binary patch literal 58 zcmYfLQo?6(GwF*7pT()9FS&e{uamy$@>!awy74eDBz=+Lv%Hb?rH0Q^MD-*$NZ<&c L<@Ka5Q-Hz%t4kK< literal 0 HcmV?d00001 diff --git a/travis/insns/ccmpng/ccmpng.json b/travis/insns/ccmpng/ccmpng.json new file mode 100644 index 000000000..6e8904b37 --- /dev/null +++ b/travis/insns/ccmpng/ccmpng.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CCMPNG", + "id": "ccmpng64", + "format": "bin", + "source": "ccmpng.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/ccmpng/", + "target": [ + { "output": "ccmpng.bin64", "match": "ccmpng.bin64.t" } + ] + } +] diff --git a/travis/insns/ccmpng/ccmpng_narrow.asm b/travis/insns/ccmpng/ccmpng_narrow.asm new file mode 100644 index 000000000..8a1217d0d --- /dev/null +++ b/travis/insns/ccmpng/ccmpng_narrow.asm @@ -0,0 +1,6 @@ + ccmpng 14, cl, bl + ccmpng 6, dl, cl + ccmpng 13, bx, bp + ccmpng 5, word [0xc46], si + ccmpng 3, eax, ebx + ccmpng 15, dword [0xbc9], edx diff --git a/travis/insns/ccmpnge/ccmpnge.asm b/travis/insns/ccmpnge/ccmpnge.asm new file mode 100644 index 000000000..47a29d450 --- /dev/null +++ b/travis/insns/ccmpnge/ccmpnge.asm @@ -0,0 +1,9 @@ +default rel + ccmpnge 6, cl, bl + ccmpnge 15, byte [0x9ed], cl + ccmpnge 15, si, bx + ccmpnge 8, ax, cx + ccmpnge 8, dword [0xe6c], ebp + ccmpnge 14, dword [0x4ae], ebp + ccmpnge 2, rbx, rdi + ccmpnge 11, rdx, rbp diff --git a/travis/insns/ccmpnge/ccmpnge.bin64.t b/travis/insns/ccmpnge/ccmpnge.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..46701f1a53123a6c7b72cbba7f9f0311eaff54e6 GIT binary patch literal 63 zcmYfLV!~r_GwDkWj|GqFTTTXsq%XBRmiLmrxbj$@Nc!T!W2vK>!v_*B0WsIHfS6Nw NEPp3`xx-`m3IOd`7s>zt literal 0 HcmV?d00001 diff --git a/travis/insns/ccmpnge/ccmpnge.json b/travis/insns/ccmpnge/ccmpnge.json new file mode 100644 index 000000000..1640b98e8 --- /dev/null +++ b/travis/insns/ccmpnge/ccmpnge.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CCMPNGE", + "id": "ccmpnge64", + "format": "bin", + "source": "ccmpnge.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/ccmpnge/", + "target": [ + { "output": "ccmpnge.bin64", "match": "ccmpnge.bin64.t" } + ] + } +] diff --git a/travis/insns/ccmpnge/ccmpnge_narrow.asm b/travis/insns/ccmpnge/ccmpnge_narrow.asm new file mode 100644 index 000000000..f1694163d --- /dev/null +++ b/travis/insns/ccmpnge/ccmpnge_narrow.asm @@ -0,0 +1,6 @@ + ccmpnge 6, cl, bl + ccmpnge 15, byte [0x9ed], cl + ccmpnge 15, si, bx + ccmpnge 8, ax, cx + ccmpnge 8, dword [0xe6c], ebp + ccmpnge 14, dword [0x4ae], ebp diff --git a/travis/insns/ccmpnl/ccmpnl.asm b/travis/insns/ccmpnl/ccmpnl.asm new file mode 100644 index 000000000..0f40b0a30 --- /dev/null +++ b/travis/insns/ccmpnl/ccmpnl.asm @@ -0,0 +1,9 @@ +default rel + ccmpnl 11, bl, al + ccmpnl 7, byte [0xae7], bl + ccmpnl 13, bx, si + ccmpnl 2, word [0xd24], bp + ccmpnl 13, dword [0x8ce], edi + ccmpnl 14, dword [0x99f], ebp + ccmpnl 2, rdi, rbx + ccmpnl 1, rbx, rsi diff --git a/travis/insns/ccmpnl/ccmpnl.bin64.t b/travis/insns/ccmpnl/ccmpnl.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..25cfefb7dee1b7fd42d22712ff80548924d1b87a GIT binary patch literal 68 zcmYfL62oh8IO&TGuZ4{2b1nvkq%XO=mY literal 0 HcmV?d00001 diff --git a/travis/insns/ccmpnl/ccmpnl.json b/travis/insns/ccmpnl/ccmpnl.json new file mode 100644 index 000000000..9720d1764 --- /dev/null +++ b/travis/insns/ccmpnl/ccmpnl.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CCMPNL", + "id": "ccmpnl64", + "format": "bin", + "source": "ccmpnl.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/ccmpnl/", + "target": [ + { "output": "ccmpnl.bin64", "match": "ccmpnl.bin64.t" } + ] + } +] diff --git a/travis/insns/ccmpnl/ccmpnl_narrow.asm b/travis/insns/ccmpnl/ccmpnl_narrow.asm new file mode 100644 index 000000000..173042df6 --- /dev/null +++ b/travis/insns/ccmpnl/ccmpnl_narrow.asm @@ -0,0 +1,6 @@ + ccmpnl 11, bl, al + ccmpnl 7, byte [0xae7], bl + ccmpnl 13, bx, si + ccmpnl 2, word [0xd24], bp + ccmpnl 13, dword [0x8ce], edi + ccmpnl 14, dword [0x99f], ebp diff --git a/travis/insns/ccmpnle/ccmpnle.asm b/travis/insns/ccmpnle/ccmpnle.asm new file mode 100644 index 000000000..3b632c7d0 --- /dev/null +++ b/travis/insns/ccmpnle/ccmpnle.asm @@ -0,0 +1,9 @@ +default rel + ccmpnle 2, byte [0x810], cl + ccmpnle 7, byte [0xf3a], al + ccmpnle 13, cx, bp + ccmpnle 9, word [0x9b9], dx + ccmpnle 4, eax, esi + ccmpnle 5, dword [0xbf9], eax + ccmpnle 9, qword [0x337], rdx + ccmpnle 9, rax, rdx diff --git a/travis/insns/ccmpnle/ccmpnle.bin64.t b/travis/insns/ccmpnle/ccmpnle.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..b150eae57f0cba491c82482fb659cb284316dbdf GIT binary patch literal 73 zcmYfLBEoOMqbk6`z>xIChTnok)rud)%;mRyne@e%-%><%Cnrcih2Qc+(ia_mOBU6i P+#rE7AUShpDDwgU@a`4h literal 0 HcmV?d00001 diff --git a/travis/insns/ccmpnle/ccmpnle.json b/travis/insns/ccmpnle/ccmpnle.json new file mode 100644 index 000000000..527e4cb36 --- /dev/null +++ b/travis/insns/ccmpnle/ccmpnle.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CCMPNLE", + "id": "ccmpnle64", + "format": "bin", + "source": "ccmpnle.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/ccmpnle/", + "target": [ + { "output": "ccmpnle.bin64", "match": "ccmpnle.bin64.t" } + ] + } +] diff --git a/travis/insns/ccmpnle/ccmpnle_narrow.asm b/travis/insns/ccmpnle/ccmpnle_narrow.asm new file mode 100644 index 000000000..3695a48c0 --- /dev/null +++ b/travis/insns/ccmpnle/ccmpnle_narrow.asm @@ -0,0 +1,6 @@ + ccmpnle 2, byte [0x810], cl + ccmpnle 7, byte [0xf3a], al + ccmpnle 13, cx, bp + ccmpnle 9, word [0x9b9], dx + ccmpnle 4, eax, esi + ccmpnle 5, dword [0xbf9], eax diff --git a/travis/insns/ccmpno/ccmpno.asm b/travis/insns/ccmpno/ccmpno.asm new file mode 100644 index 000000000..da06b63fb --- /dev/null +++ b/travis/insns/ccmpno/ccmpno.asm @@ -0,0 +1,9 @@ +default rel + ccmpno 0, dl, dl + ccmpno 14, bl, bl + ccmpno 12, word [0x212], bx + ccmpno 0, ax, bx + ccmpno 3, ebp, eax + ccmpno 12, ebx, edi + ccmpno 8, qword [0xf51], rbp + ccmpno 4, rcx, rcx diff --git a/travis/insns/ccmpno/ccmpno.bin64.t b/travis/insns/ccmpno/ccmpno.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..9978b42c0d66ff5e4396bef9637138aebe5f0a7a GIT binary patch literal 58 zcmYfL!op~ADd|fIqs8r{FR6@{GO9vM3=BzMSQ#yEBz=)#v^<*hC56%QchZ+5jFvj8 Mf&3uJC5)CQ0eS-!T>t<8 literal 0 HcmV?d00001 diff --git a/travis/insns/ccmpno/ccmpno.json b/travis/insns/ccmpno/ccmpno.json new file mode 100644 index 000000000..fa181ec76 --- /dev/null +++ b/travis/insns/ccmpno/ccmpno.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CCMPNO", + "id": "ccmpno64", + "format": "bin", + "source": "ccmpno.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/ccmpno/", + "target": [ + { "output": "ccmpno.bin64", "match": "ccmpno.bin64.t" } + ] + } +] diff --git a/travis/insns/ccmpno/ccmpno_narrow.asm b/travis/insns/ccmpno/ccmpno_narrow.asm new file mode 100644 index 000000000..3425fcdca --- /dev/null +++ b/travis/insns/ccmpno/ccmpno_narrow.asm @@ -0,0 +1,6 @@ + ccmpno 0, dl, dl + ccmpno 14, bl, bl + ccmpno 12, word [0x212], bx + ccmpno 0, ax, bx + ccmpno 3, ebp, eax + ccmpno 12, ebx, edi diff --git a/travis/insns/ccmpns/ccmpns.asm b/travis/insns/ccmpns/ccmpns.asm new file mode 100644 index 000000000..714d2602d --- /dev/null +++ b/travis/insns/ccmpns/ccmpns.asm @@ -0,0 +1,9 @@ +default rel + ccmpns 11, byte [0x13f], al + ccmpns 0, cl, al + ccmpns 13, word [0x612], si + ccmpns 1, bx, dx + ccmpns 12, ebx, ecx + ccmpns 2, ecx, edx + ccmpns 6, qword [0xa3e], rsi + ccmpns 1, qword [0xabb], rbp diff --git a/travis/insns/ccmpns/ccmpns.bin64.t b/travis/insns/ccmpns/ccmpns.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..725c27acefa8b113250787a0261973f5031ae3eb GIT binary patch literal 68 zcmYfL62oc1qH52`z>xHXh123-(wAILOA}QgHjn@>r{(3OFDaasr<1;ja9UnW`mzNi RX~zYU?BTT3QQZw>0sz{S6%qgd literal 0 HcmV?d00001 diff --git a/travis/insns/ccmpns/ccmpns.json b/travis/insns/ccmpns/ccmpns.json new file mode 100644 index 000000000..6dca0720d --- /dev/null +++ b/travis/insns/ccmpns/ccmpns.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CCMPNS", + "id": "ccmpns64", + "format": "bin", + "source": "ccmpns.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/ccmpns/", + "target": [ + { "output": "ccmpns.bin64", "match": "ccmpns.bin64.t" } + ] + } +] diff --git a/travis/insns/ccmpns/ccmpns_narrow.asm b/travis/insns/ccmpns/ccmpns_narrow.asm new file mode 100644 index 000000000..5e5ef4dc7 --- /dev/null +++ b/travis/insns/ccmpns/ccmpns_narrow.asm @@ -0,0 +1,6 @@ + ccmpns 11, byte [0x13f], al + ccmpns 0, cl, al + ccmpns 13, word [0x612], si + ccmpns 1, bx, dx + ccmpns 12, ebx, ecx + ccmpns 2, ecx, edx diff --git a/travis/insns/ccmpnz/ccmpnz.asm b/travis/insns/ccmpnz/ccmpnz.asm new file mode 100644 index 000000000..434b7b61f --- /dev/null +++ b/travis/insns/ccmpnz/ccmpnz.asm @@ -0,0 +1,9 @@ +default rel + ccmpnz 9, byte [0x4f5], dl + ccmpnz 4, byte [0xe75], cl + ccmpnz 11, ax, bx + ccmpnz 12, bp, dx + ccmpnz 9, esi, edi + ccmpnz 5, ebp, ebx + ccmpnz 3, rdi, rbx + ccmpnz 14, rsi, rax diff --git a/travis/insns/ccmpnz/ccmpnz.bin64.t b/travis/insns/ccmpnz/ccmpnz.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..9cc40a415639c63edcc4be06b89b6c4278aa5316 GIT binary patch literal 58 zcmYfL;=^hoqWYDEfg$OO3abT=YAGLx8Ov&UBk4;jtL4=spbE=>NndnWE$=3MnZs&% LKk3UCR?A}mOiC8) literal 0 HcmV?d00001 diff --git a/travis/insns/ccmpnz/ccmpnz.json b/travis/insns/ccmpnz/ccmpnz.json new file mode 100644 index 000000000..4d29a2786 --- /dev/null +++ b/travis/insns/ccmpnz/ccmpnz.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CCMPNZ", + "id": "ccmpnz64", + "format": "bin", + "source": "ccmpnz.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/ccmpnz/", + "target": [ + { "output": "ccmpnz.bin64", "match": "ccmpnz.bin64.t" } + ] + } +] diff --git a/travis/insns/ccmpnz/ccmpnz_narrow.asm b/travis/insns/ccmpnz/ccmpnz_narrow.asm new file mode 100644 index 000000000..8bf06b5b6 --- /dev/null +++ b/travis/insns/ccmpnz/ccmpnz_narrow.asm @@ -0,0 +1,6 @@ + ccmpnz 9, byte [0x4f5], dl + ccmpnz 4, byte [0xe75], cl + ccmpnz 11, ax, bx + ccmpnz 12, bp, dx + ccmpnz 9, esi, edi + ccmpnz 5, ebp, ebx diff --git a/travis/insns/ccmpo/ccmpo.asm b/travis/insns/ccmpo/ccmpo.asm new file mode 100644 index 000000000..44b2fe525 --- /dev/null +++ b/travis/insns/ccmpo/ccmpo.asm @@ -0,0 +1,9 @@ +default rel + ccmpo 15, bl, cl + ccmpo 9, bl, al + ccmpo 7, bx, dx + ccmpo 1, bx, ax + ccmpo 5, ebp, esi + ccmpo 6, esi, edx + ccmpo 9, rax, rbx + ccmpo 11, qword [0x2c9], rdi diff --git a/travis/insns/ccmpo/ccmpo.bin64.t b/travis/insns/ccmpo/ccmpo.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..382d6394dce85e054dfc22123ddd102ae105e4f7 GIT binary patch literal 53 zcmYfLQo~?zI_ZlKgT>*bFSZPpmy^EmGFSrHIt-RylfIZRSYAu|a)!b3M$(r%43;*k ICz%)+0DamPga7~l literal 0 HcmV?d00001 diff --git a/travis/insns/ccmpo/ccmpo.json b/travis/insns/ccmpo/ccmpo.json new file mode 100644 index 000000000..329eb2f86 --- /dev/null +++ b/travis/insns/ccmpo/ccmpo.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CCMPO", + "id": "ccmpo64", + "format": "bin", + "source": "ccmpo.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/ccmpo/", + "target": [ + { "output": "ccmpo.bin64", "match": "ccmpo.bin64.t" } + ] + } +] diff --git a/travis/insns/ccmpo/ccmpo_narrow.asm b/travis/insns/ccmpo/ccmpo_narrow.asm new file mode 100644 index 000000000..b6e2cec7f --- /dev/null +++ b/travis/insns/ccmpo/ccmpo_narrow.asm @@ -0,0 +1,6 @@ + ccmpo 15, bl, cl + ccmpo 9, bl, al + ccmpo 7, bx, dx + ccmpo 1, bx, ax + ccmpo 5, ebp, esi + ccmpo 6, esi, edx diff --git a/travis/insns/ccmps/ccmps.asm b/travis/insns/ccmps/ccmps.asm new file mode 100644 index 000000000..07b6cf5bd --- /dev/null +++ b/travis/insns/ccmps/ccmps.asm @@ -0,0 +1,9 @@ +default rel + ccmps 2, byte [0x725], al + ccmps 2, bl, al + ccmps 4, word [0x56e], bp + ccmps 10, si, bx + ccmps 4, dword [0x346], edi + ccmps 15, ebx, ebp + ccmps 2, rdx, rbp + ccmps 14, rbp, rax diff --git a/travis/insns/ccmps/ccmps.bin64.t b/travis/insns/ccmps/ccmps.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..bafef1d58bd8e18325c3e8d38bd98e7ff8eed63f GIT binary patch literal 63 zcmYfLBEn(8qN>Wyz>oxD9!~nA%3-Oan#T$f2<5Q6m-I!2!_r38jTt0R!(sV4>B|%j N%U4NXzHnF`1prUE6@LH# literal 0 HcmV?d00001 diff --git a/travis/insns/ccmps/ccmps.json b/travis/insns/ccmps/ccmps.json new file mode 100644 index 000000000..8c9475f4e --- /dev/null +++ b/travis/insns/ccmps/ccmps.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CCMPS", + "id": "ccmps64", + "format": "bin", + "source": "ccmps.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/ccmps/", + "target": [ + { "output": "ccmps.bin64", "match": "ccmps.bin64.t" } + ] + } +] diff --git a/travis/insns/ccmps/ccmps_narrow.asm b/travis/insns/ccmps/ccmps_narrow.asm new file mode 100644 index 000000000..23d71341c --- /dev/null +++ b/travis/insns/ccmps/ccmps_narrow.asm @@ -0,0 +1,6 @@ + ccmps 2, byte [0x725], al + ccmps 2, bl, al + ccmps 4, word [0x56e], bp + ccmps 10, si, bx + ccmps 4, dword [0x346], edi + ccmps 15, ebx, ebp diff --git a/travis/insns/ccmpt/ccmpt.asm b/travis/insns/ccmpt/ccmpt.asm new file mode 100644 index 000000000..4202accec --- /dev/null +++ b/travis/insns/ccmpt/ccmpt.asm @@ -0,0 +1,9 @@ +default rel + ccmpt 12, bl, cl + ccmpt 6, dl, al + ccmpt 11, cx, bx + ccmpt 15, word [0x203], bp + ccmpt 10, dword [0xa28], esi + ccmpt 15, dword [0x2fe], ebx + ccmpt 0, rdi, rsi + ccmpt 0, qword [0x537], rsi diff --git a/travis/insns/ccmpt/ccmpt.bin64.t b/travis/insns/ccmpt/ccmpt.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..5093307e4feb7b568fdb5d834843e8b0a6d9b045 GIT binary patch literal 68 zcmYfLlEP(iI_ZlEm&Ku^FR@&fH?!JL!uLi^YMYFRm<>r<1<0vRJaHuH#~0NCHY)+Nd&cfS4gHmL{r~z@l4N NERQ99S;AuZ5&+m$7F7TM literal 0 HcmV?d00001 diff --git a/travis/insns/ccmpz/ccmpz.json b/travis/insns/ccmpz/ccmpz.json new file mode 100644 index 000000000..0923fd99b --- /dev/null +++ b/travis/insns/ccmpz/ccmpz.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CCMPZ", + "id": "ccmpz64", + "format": "bin", + "source": "ccmpz.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/ccmpz/", + "target": [ + { "output": "ccmpz.bin64", "match": "ccmpz.bin64.t" } + ] + } +] diff --git a/travis/insns/ccmpz/ccmpz_narrow.asm b/travis/insns/ccmpz/ccmpz_narrow.asm new file mode 100644 index 000000000..24d29f0d8 --- /dev/null +++ b/travis/insns/ccmpz/ccmpz_narrow.asm @@ -0,0 +1,6 @@ + ccmpz 14, bl, bl + ccmpz 9, al, al + ccmpz 8, bx, cx + ccmpz 0, word [0xaae], ax + ccmpz 14, dword [0x800], edi + ccmpz 10, dword [0xad2], esi diff --git a/travis/insns/cfcmovc/cfcmovc.asm b/travis/insns/cfcmovc/cfcmovc.asm new file mode 100644 index 000000000..633c442c1 --- /dev/null +++ b/travis/insns/cfcmovc/cfcmovc.asm @@ -0,0 +1,9 @@ +default rel + cfcmovc word [0x52f], cx + cfcmovc word [0x418], di + cfcmovc ebx, edi + cfcmovc ebx, ebp + cfcmovc qword [0x531], rcx + cfcmovc rcx, rsi + cfcmovc si, word [0xa39] + cfcmovc bp, bp diff --git a/travis/insns/cfcmovc/cfcmovc.bin64.t b/travis/insns/cfcmovc/cfcmovc.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..9775e218b57ab26d59f9d22631e50205d0565429 GIT binary patch literal 68 zcmYfLQp@ASqpHu!z>oxD+NesffS5HrPQStA>!dG#Kq?HuDuB$7Ky@5WCaRWPP%Uo( D3KSQr literal 0 HcmV?d00001 diff --git a/travis/insns/cfcmovc/cfcmovc.json b/travis/insns/cfcmovc/cfcmovc.json new file mode 100644 index 000000000..082bd7732 --- /dev/null +++ b/travis/insns/cfcmovc/cfcmovc.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CFCMOVC", + "id": "cfcmovc64", + "format": "bin", + "source": "cfcmovc.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/cfcmovc/", + "target": [ + { "output": "cfcmovc.bin64", "match": "cfcmovc.bin64.t" } + ] + } +] diff --git a/travis/insns/cfcmovc/cfcmovc_narrow.asm b/travis/insns/cfcmovc/cfcmovc_narrow.asm new file mode 100644 index 000000000..d61cada16 --- /dev/null +++ b/travis/insns/cfcmovc/cfcmovc_narrow.asm @@ -0,0 +1,6 @@ + cfcmovc word [0x52f], cx + cfcmovc word [0x418], di + cfcmovc ebx, edi + cfcmovc ebx, ebp + cfcmovc si, word [0xa39] + cfcmovc bp, bp diff --git a/travis/insns/cfcmovna/cfcmovna.asm b/travis/insns/cfcmovna/cfcmovna.asm new file mode 100644 index 000000000..fd1dff538 --- /dev/null +++ b/travis/insns/cfcmovna/cfcmovna.asm @@ -0,0 +1,9 @@ +default rel + cfcmovna di, si + cfcmovna word [0x478], bx + cfcmovna dword [0xaa3], ebx + cfcmovna edx, edx + cfcmovna rsi, rcx + cfcmovna rax, rbp + cfcmovna di, dx + cfcmovna cx, word [0x3da] diff --git a/travis/insns/cfcmovna/cfcmovna.bin64.t b/travis/insns/cfcmovna/cfcmovna.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..7f28966b2a94ed344c62b1a68f4026544b35b857 GIT binary patch literal 63 zcmYfLQp@A^Jqbk0s8+BrFeH7c0WlYIL7A75zWm{FI|n9TfYn_Gk{oV4s<)UK7yu=# B8883< literal 0 HcmV?d00001 diff --git a/travis/insns/cfcmovna/cfcmovna.json b/travis/insns/cfcmovna/cfcmovna.json new file mode 100644 index 000000000..42c984c45 --- /dev/null +++ b/travis/insns/cfcmovna/cfcmovna.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CFCMOVNA", + "id": "cfcmovna64", + "format": "bin", + "source": "cfcmovna.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/cfcmovna/", + "target": [ + { "output": "cfcmovna.bin64", "match": "cfcmovna.bin64.t" } + ] + } +] diff --git a/travis/insns/cfcmovna/cfcmovna_narrow.asm b/travis/insns/cfcmovna/cfcmovna_narrow.asm new file mode 100644 index 000000000..d0dad1118 --- /dev/null +++ b/travis/insns/cfcmovna/cfcmovna_narrow.asm @@ -0,0 +1,6 @@ + cfcmovna di, si + cfcmovna word [0x478], bx + cfcmovna dword [0xaa3], ebx + cfcmovna edx, edx + cfcmovna di, dx + cfcmovna cx, word [0x3da] diff --git a/travis/insns/cfcmovnae/cfcmovnae.asm b/travis/insns/cfcmovnae/cfcmovnae.asm new file mode 100644 index 000000000..9eb24229a --- /dev/null +++ b/travis/insns/cfcmovnae/cfcmovnae.asm @@ -0,0 +1,9 @@ +default rel + cfcmovnae word [0x738], si + cfcmovnae bp, cx + cfcmovnae esi, edx + cfcmovnae esi, esi + cfcmovnae rdi, rcx + cfcmovnae rdi, rcx + cfcmovnae si, ax + cfcmovnae ax, word [0x175] diff --git a/travis/insns/cfcmovnae/cfcmovnae.bin64.t b/travis/insns/cfcmovnae/cfcmovnae.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..464a8c05a154c01f612e3808bc6e9b6c5f90d3ce GIT binary patch literal 58 zcmYfLQp@9HqH4j;z>oxDo=y5v!{c-fOnyuH@`uOiJd6a&9s{c3aAHv{Wn^Fg0MpkP AH2?qr literal 0 HcmV?d00001 diff --git a/travis/insns/cfcmovnae/cfcmovnae.json b/travis/insns/cfcmovnae/cfcmovnae.json new file mode 100644 index 000000000..8cfb48c41 --- /dev/null +++ b/travis/insns/cfcmovnae/cfcmovnae.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CFCMOVNAE", + "id": "cfcmovnae64", + "format": "bin", + "source": "cfcmovnae.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/cfcmovnae/", + "target": [ + { "output": "cfcmovnae.bin64", "match": "cfcmovnae.bin64.t" } + ] + } +] diff --git a/travis/insns/cfcmovnae/cfcmovnae_narrow.asm b/travis/insns/cfcmovnae/cfcmovnae_narrow.asm new file mode 100644 index 000000000..c84079ff4 --- /dev/null +++ b/travis/insns/cfcmovnae/cfcmovnae_narrow.asm @@ -0,0 +1,6 @@ + cfcmovnae word [0x738], si + cfcmovnae bp, cx + cfcmovnae esi, edx + cfcmovnae esi, esi + cfcmovnae si, ax + cfcmovnae ax, word [0x175] diff --git a/travis/insns/cfcmovnb/cfcmovnb.asm b/travis/insns/cfcmovnb/cfcmovnb.asm new file mode 100644 index 000000000..fde284422 --- /dev/null +++ b/travis/insns/cfcmovnb/cfcmovnb.asm @@ -0,0 +1,9 @@ +default rel + cfcmovnb bx, ax + cfcmovnb word [0x3b7], bp + cfcmovnb eax, ecx + cfcmovnb esi, eax + cfcmovnb rsi, rbx + cfcmovnb rcx, rsi + cfcmovnb dx, word [0xb2c] + cfcmovnb cx, si diff --git a/travis/insns/cfcmovnb/cfcmovnb.bin64.t b/travis/insns/cfcmovnb/cfcmovnb.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..d36fe97e27e51fbf7e79ae6329a38d0e7eb21d72 GIT binary patch literal 58 zcmYfLQp@9fI0;1RsBULwU`YB>!{dAcOdd=6@`uOy9+>9UQUX-{5dh)S B7?l73 literal 0 HcmV?d00001 diff --git a/travis/insns/cfcmovnb/cfcmovnb.json b/travis/insns/cfcmovnb/cfcmovnb.json new file mode 100644 index 000000000..316dd9f45 --- /dev/null +++ b/travis/insns/cfcmovnb/cfcmovnb.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CFCMOVNB", + "id": "cfcmovnb64", + "format": "bin", + "source": "cfcmovnb.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/cfcmovnb/", + "target": [ + { "output": "cfcmovnb.bin64", "match": "cfcmovnb.bin64.t" } + ] + } +] diff --git a/travis/insns/cfcmovnb/cfcmovnb_narrow.asm b/travis/insns/cfcmovnb/cfcmovnb_narrow.asm new file mode 100644 index 000000000..bbec6d30b --- /dev/null +++ b/travis/insns/cfcmovnb/cfcmovnb_narrow.asm @@ -0,0 +1,6 @@ + cfcmovnb bx, ax + cfcmovnb word [0x3b7], bp + cfcmovnb eax, ecx + cfcmovnb esi, eax + cfcmovnb dx, word [0xb2c] + cfcmovnb cx, si diff --git a/travis/insns/cfcmovnbe/cfcmovnbe.asm b/travis/insns/cfcmovnbe/cfcmovnbe.asm new file mode 100644 index 000000000..2809ea56e --- /dev/null +++ b/travis/insns/cfcmovnbe/cfcmovnbe.asm @@ -0,0 +1,9 @@ +default rel + cfcmovnbe word [0x101], si + cfcmovnbe bx, si + cfcmovnbe dword [0xff0], edx + cfcmovnbe esi, esi + cfcmovnbe rbp, rdi + cfcmovnbe rdx, rcx + cfcmovnbe bx, word [0x1bf] + cfcmovnbe ax, bp diff --git a/travis/insns/cfcmovnbe/cfcmovnbe.bin64.t b/travis/insns/cfcmovnbe/cfcmovnbe.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..d5ef92b8f0edb37820b07bd28f541dd59c5e3d81 GIT binary patch literal 63 zcmYfLQp@9RqRPm~z>oxDeop#Q!{aWZ`hg!L0Azkk`tpaz{V$k21ysV}E~C01ruqc{ D17;aj literal 0 HcmV?d00001 diff --git a/travis/insns/cfcmovnbe/cfcmovnbe.json b/travis/insns/cfcmovnbe/cfcmovnbe.json new file mode 100644 index 000000000..4d5aa5266 --- /dev/null +++ b/travis/insns/cfcmovnbe/cfcmovnbe.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CFCMOVNBE", + "id": "cfcmovnbe64", + "format": "bin", + "source": "cfcmovnbe.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/cfcmovnbe/", + "target": [ + { "output": "cfcmovnbe.bin64", "match": "cfcmovnbe.bin64.t" } + ] + } +] diff --git a/travis/insns/cfcmovnbe/cfcmovnbe_narrow.asm b/travis/insns/cfcmovnbe/cfcmovnbe_narrow.asm new file mode 100644 index 000000000..a9cf1a230 --- /dev/null +++ b/travis/insns/cfcmovnbe/cfcmovnbe_narrow.asm @@ -0,0 +1,6 @@ + cfcmovnbe word [0x101], si + cfcmovnbe bx, si + cfcmovnbe dword [0xff0], edx + cfcmovnbe esi, esi + cfcmovnbe bx, word [0x1bf] + cfcmovnbe ax, bp diff --git a/travis/insns/cfcmovnc/cfcmovnc.asm b/travis/insns/cfcmovnc/cfcmovnc.asm new file mode 100644 index 000000000..443165f6e --- /dev/null +++ b/travis/insns/cfcmovnc/cfcmovnc.asm @@ -0,0 +1,9 @@ +default rel + cfcmovnc di, ax + cfcmovnc bp, si + cfcmovnc ecx, eax + cfcmovnc dword [0x9b5], ecx + cfcmovnc rbx, rbp + cfcmovnc rax, rax + cfcmovnc bp, word [0x969] + cfcmovnc bx, dx diff --git a/travis/insns/cfcmovnc/cfcmovnc.bin64.t b/travis/insns/cfcmovnc/cfcmovnc.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..fd2fd4bdcaee1f5dedbae805597cf58edf9a6ecc GIT binary patch literal 58 zcmYfLQp@9fJPAa8P5M&9<9rZI@~Cd*WMD}8@`uOyHJCgARKnq`qnZg82CBXc00BZ6 Awg3PC literal 0 HcmV?d00001 diff --git a/travis/insns/cfcmovnc/cfcmovnc.json b/travis/insns/cfcmovnc/cfcmovnc.json new file mode 100644 index 000000000..ab460ab8c --- /dev/null +++ b/travis/insns/cfcmovnc/cfcmovnc.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CFCMOVNC", + "id": "cfcmovnc64", + "format": "bin", + "source": "cfcmovnc.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/cfcmovnc/", + "target": [ + { "output": "cfcmovnc.bin64", "match": "cfcmovnc.bin64.t" } + ] + } +] diff --git a/travis/insns/cfcmovnc/cfcmovnc_narrow.asm b/travis/insns/cfcmovnc/cfcmovnc_narrow.asm new file mode 100644 index 000000000..6744e6c3a --- /dev/null +++ b/travis/insns/cfcmovnc/cfcmovnc_narrow.asm @@ -0,0 +1,6 @@ + cfcmovnc di, ax + cfcmovnc bp, si + cfcmovnc ecx, eax + cfcmovnc dword [0x9b5], ecx + cfcmovnc bp, word [0x969] + cfcmovnc bx, dx diff --git a/travis/insns/cfcmovng/cfcmovng.asm b/travis/insns/cfcmovng/cfcmovng.asm new file mode 100644 index 000000000..cfaa4d78d --- /dev/null +++ b/travis/insns/cfcmovng/cfcmovng.asm @@ -0,0 +1,9 @@ +default rel + cfcmovng word [0xd33], bp + cfcmovng dx, dx + cfcmovng dword [0x3e4], ecx + cfcmovng dword [0x7b2], edx + cfcmovng rdi, rax + cfcmovng rax, rsi + cfcmovng dx, word [0xa1f] + cfcmovng cx, bx diff --git a/travis/insns/cfcmovng/cfcmovng.bin64.t b/travis/insns/cfcmovng/cfcmovng.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..0b586aa60e9f0d43c4dfe87dc71c1732a6069362 GIT binary patch literal 68 zcmYfLQp@9~qiW2{z>oxDUP}5>!{f)J`h*!I0Az}&Zej;9|M2)72a_Lw>NtSH@?20Y FHvv3&7{CAk literal 0 HcmV?d00001 diff --git a/travis/insns/cfcmovng/cfcmovng.json b/travis/insns/cfcmovng/cfcmovng.json new file mode 100644 index 000000000..392f71e8b --- /dev/null +++ b/travis/insns/cfcmovng/cfcmovng.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CFCMOVNG", + "id": "cfcmovng64", + "format": "bin", + "source": "cfcmovng.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/cfcmovng/", + "target": [ + { "output": "cfcmovng.bin64", "match": "cfcmovng.bin64.t" } + ] + } +] diff --git a/travis/insns/cfcmovng/cfcmovng_narrow.asm b/travis/insns/cfcmovng/cfcmovng_narrow.asm new file mode 100644 index 000000000..659cf0345 --- /dev/null +++ b/travis/insns/cfcmovng/cfcmovng_narrow.asm @@ -0,0 +1,6 @@ + cfcmovng word [0xd33], bp + cfcmovng dx, dx + cfcmovng dword [0x3e4], ecx + cfcmovng dword [0x7b2], edx + cfcmovng dx, word [0xa1f] + cfcmovng cx, bx diff --git a/travis/insns/cfcmovnge/cfcmovnge.asm b/travis/insns/cfcmovnge/cfcmovnge.asm new file mode 100644 index 000000000..a8462e850 --- /dev/null +++ b/travis/insns/cfcmovnge/cfcmovnge.asm @@ -0,0 +1,9 @@ +default rel + cfcmovnge bx, si + cfcmovnge si, si + cfcmovnge edi, edx + cfcmovnge dword [0xf97], edi + cfcmovnge qword [0x540], rdx + cfcmovnge rsi, rbp + cfcmovnge dx, bp + cfcmovnge di, word [0x597] diff --git a/travis/insns/cfcmovnge/cfcmovnge.bin64.t b/travis/insns/cfcmovnge/cfcmovnge.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..dd64bf6f04d7969333f3d7cd3acb600f59ddcc1d GIT binary patch literal 63 zcmYfLQp@A>ISE95OZrm7<8vKM+Ne(FXJAPB@`uMqMAd;6%6tb__Xav4`flLj0Lvj6jQ{`u literal 0 HcmV?d00001 diff --git a/travis/insns/cfcmovnl/cfcmovnl.json b/travis/insns/cfcmovnl/cfcmovnl.json new file mode 100644 index 000000000..26e029c54 --- /dev/null +++ b/travis/insns/cfcmovnl/cfcmovnl.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CFCMOVNL", + "id": "cfcmovnl64", + "format": "bin", + "source": "cfcmovnl.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/cfcmovnl/", + "target": [ + { "output": "cfcmovnl.bin64", "match": "cfcmovnl.bin64.t" } + ] + } +] diff --git a/travis/insns/cfcmovnl/cfcmovnl_narrow.asm b/travis/insns/cfcmovnl/cfcmovnl_narrow.asm new file mode 100644 index 000000000..cc52321f5 --- /dev/null +++ b/travis/insns/cfcmovnl/cfcmovnl_narrow.asm @@ -0,0 +1,6 @@ + cfcmovnl si, bp + cfcmovnl si, bx + cfcmovnl dword [0xc96], edi + cfcmovnl dword [0x5e5], eax + cfcmovnl bx, word [0x72d] + cfcmovnl ax, word [0x6bf] diff --git a/travis/insns/cfcmovnle/cfcmovnle.asm b/travis/insns/cfcmovnle/cfcmovnle.asm new file mode 100644 index 000000000..de655a27e --- /dev/null +++ b/travis/insns/cfcmovnle/cfcmovnle.asm @@ -0,0 +1,9 @@ +default rel + cfcmovnle word [0x568], di + cfcmovnle bp, bx + cfcmovnle esi, ecx + cfcmovnle dword [0xab8], eax + cfcmovnle rax, rax + cfcmovnle rdx, rcx + cfcmovnle bx, word [0x2df] + cfcmovnle cx, bx diff --git a/travis/insns/cfcmovnle/cfcmovnle.bin64.t b/travis/insns/cfcmovnle/cfcmovnle.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..98dd3260dfa9bd87f583f46b2eb09403a2f563e4 GIT binary patch literal 63 zcmYfLQp@9Sqng3Wz>oxD-c9;a!{dJrOtPr%-~tK%;qgBJCQkvCaQMrp-e-cUz6k&s CJsDB} literal 0 HcmV?d00001 diff --git a/travis/insns/cfcmovnle/cfcmovnle.json b/travis/insns/cfcmovnle/cfcmovnle.json new file mode 100644 index 000000000..379bb2490 --- /dev/null +++ b/travis/insns/cfcmovnle/cfcmovnle.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CFCMOVNLE", + "id": "cfcmovnle64", + "format": "bin", + "source": "cfcmovnle.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/cfcmovnle/", + "target": [ + { "output": "cfcmovnle.bin64", "match": "cfcmovnle.bin64.t" } + ] + } +] diff --git a/travis/insns/cfcmovnle/cfcmovnle_narrow.asm b/travis/insns/cfcmovnle/cfcmovnle_narrow.asm new file mode 100644 index 000000000..3f2290a21 --- /dev/null +++ b/travis/insns/cfcmovnle/cfcmovnle_narrow.asm @@ -0,0 +1,6 @@ + cfcmovnle word [0x568], di + cfcmovnle bp, bx + cfcmovnle esi, ecx + cfcmovnle dword [0xab8], eax + cfcmovnle bx, word [0x2df] + cfcmovnle cx, bx diff --git a/travis/insns/cfcmovnz/cfcmovnz.asm b/travis/insns/cfcmovnz/cfcmovnz.asm new file mode 100644 index 000000000..3a4cb6835 --- /dev/null +++ b/travis/insns/cfcmovnz/cfcmovnz.asm @@ -0,0 +1,9 @@ +default rel + cfcmovnz bx, si + cfcmovnz ax, bx + cfcmovnz edi, ebp + cfcmovnz dword [0x950], edx + cfcmovnz rbx, rdx + cfcmovnz rax, rdx + cfcmovnz cx, ax + cfcmovnz dx, word [0x92b] diff --git a/travis/insns/cfcmovnz/cfcmovnz.bin64.t b/travis/insns/cfcmovnz/cfcmovnz.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..c7a54fac6a913fcdad5ceb1c594140c1b675cfa7 GIT binary patch literal 58 zcmYfLQp@A|ISEAGNcvL4(=xIb20lwSkfV4kZ{i literal 0 HcmV?d00001 diff --git a/travis/insns/cfcmovnz/cfcmovnz.json b/travis/insns/cfcmovnz/cfcmovnz.json new file mode 100644 index 000000000..d92a15ac1 --- /dev/null +++ b/travis/insns/cfcmovnz/cfcmovnz.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CFCMOVNZ", + "id": "cfcmovnz64", + "format": "bin", + "source": "cfcmovnz.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/cfcmovnz/", + "target": [ + { "output": "cfcmovnz.bin64", "match": "cfcmovnz.bin64.t" } + ] + } +] diff --git a/travis/insns/cfcmovnz/cfcmovnz_narrow.asm b/travis/insns/cfcmovnz/cfcmovnz_narrow.asm new file mode 100644 index 000000000..b6c7d64cf --- /dev/null +++ b/travis/insns/cfcmovnz/cfcmovnz_narrow.asm @@ -0,0 +1,6 @@ + cfcmovnz bx, si + cfcmovnz ax, bx + cfcmovnz edi, ebp + cfcmovnz dword [0x950], edx + cfcmovnz cx, ax + cfcmovnz dx, word [0x92b] diff --git a/travis/insns/cfcmovpe/cfcmovpe.asm b/travis/insns/cfcmovpe/cfcmovpe.asm new file mode 100644 index 000000000..9e2211110 --- /dev/null +++ b/travis/insns/cfcmovpe/cfcmovpe.asm @@ -0,0 +1,9 @@ +default rel + cfcmovpe bx, cx + cfcmovpe dx, dx + cfcmovpe edx, ebp + cfcmovpe eax, ecx + cfcmovpe qword [0x51b], rbp + cfcmovpe rbp, rsi + cfcmovpe ax, word [0x620] + cfcmovpe dx, dx diff --git a/travis/insns/cfcmovpe/cfcmovpe.bin64.t b/travis/insns/cfcmovpe/cfcmovpe.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..dbbba12174eb39ade4ea7055749a7ae7da9e2fe9 GIT binary patch literal 58 zcmYfLQp@9YItfHxO8Qd60K5&)?N00*BK A7XSbN literal 0 HcmV?d00001 diff --git a/travis/insns/cfcmovpe/cfcmovpe.json b/travis/insns/cfcmovpe/cfcmovpe.json new file mode 100644 index 000000000..261486dd7 --- /dev/null +++ b/travis/insns/cfcmovpe/cfcmovpe.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CFCMOVPE", + "id": "cfcmovpe64", + "format": "bin", + "source": "cfcmovpe.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/cfcmovpe/", + "target": [ + { "output": "cfcmovpe.bin64", "match": "cfcmovpe.bin64.t" } + ] + } +] diff --git a/travis/insns/cfcmovpe/cfcmovpe_narrow.asm b/travis/insns/cfcmovpe/cfcmovpe_narrow.asm new file mode 100644 index 000000000..a7652b512 --- /dev/null +++ b/travis/insns/cfcmovpe/cfcmovpe_narrow.asm @@ -0,0 +1,6 @@ + cfcmovpe bx, cx + cfcmovpe dx, dx + cfcmovpe edx, ebp + cfcmovpe eax, ecx + cfcmovpe ax, word [0x620] + cfcmovpe dx, dx diff --git a/travis/insns/cfcmovpo/cfcmovpo.asm b/travis/insns/cfcmovpo/cfcmovpo.asm new file mode 100644 index 000000000..024f03b57 --- /dev/null +++ b/travis/insns/cfcmovpo/cfcmovpo.asm @@ -0,0 +1,9 @@ +default rel + cfcmovpo word [0xafe], cx + cfcmovpo bp, si + cfcmovpo ecx, ecx + cfcmovpo ecx, ecx + cfcmovpo rcx, rbx + cfcmovpo rax, rdi + cfcmovpo cx, word [0x51e] + cfcmovpo ax, word [0xd98] diff --git a/travis/insns/cfcmovpo/cfcmovpo.bin64.t b/travis/insns/cfcmovpo/cfcmovpo.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..53830213d5d16d90f08dfc5c7cec833ed1e62593 GIT binary patch literal 63 zcmYfLQp@Abqxz4FfguUR{F?NohR6FPjQqpneKY9`ko*CZoxDo=^Hx10!E2efh)VavDtj2g{xXleYn5Wf;T& literal 0 HcmV?d00001 diff --git a/travis/insns/cfcmovz/cfcmovz.json b/travis/insns/cfcmovz/cfcmovz.json new file mode 100644 index 000000000..3ee0f7038 --- /dev/null +++ b/travis/insns/cfcmovz/cfcmovz.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CFCMOVZ", + "id": "cfcmovz64", + "format": "bin", + "source": "cfcmovz.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/cfcmovz/", + "target": [ + { "output": "cfcmovz.bin64", "match": "cfcmovz.bin64.t" } + ] + } +] diff --git a/travis/insns/cfcmovz/cfcmovz_narrow.asm b/travis/insns/cfcmovz/cfcmovz_narrow.asm new file mode 100644 index 000000000..de8ace1dc --- /dev/null +++ b/travis/insns/cfcmovz/cfcmovz_narrow.asm @@ -0,0 +1,6 @@ + cfcmovz word [0xf44], di + cfcmovz di, cx + cfcmovz edi, ecx + cfcmovz ebx, ebp + cfcmovz bp, cx + cfcmovz bx, bx diff --git a/travis/insns/cmovc/cmovc.asm b/travis/insns/cmovc/cmovc.asm new file mode 100644 index 000000000..6d7036a34 --- /dev/null +++ b/travis/insns/cmovc/cmovc.asm @@ -0,0 +1,9 @@ +default rel + cmovc cx, word [0x7cb] + cmovc dx, dx + cmovc ebp, edx + cmovc edi, esi + cmovc rdx, rdx + cmovc rbp, qword [0xb8f] + cmovc ax, cx, dx + cmovc si, di, word [0x46f] diff --git a/travis/insns/cmovc/cmovc.bin64.t b/travis/insns/cmovc/cmovc.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..14b51f2b09ec3cd70c4d70cac5738ebc9e4242f3 GIT binary patch literal 49 zcmYe}cj8e!&CbA(#_x2A-{}><(?1U&3y5`8`?(nylD^bRIGsxR;w#}~qngjczyJVg CMh=Al literal 0 HcmV?d00001 diff --git a/travis/insns/cmovc/cmovc.json b/travis/insns/cmovc/cmovc.json new file mode 100644 index 000000000..5f05f073f --- /dev/null +++ b/travis/insns/cmovc/cmovc.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CMOVC", + "id": "cmovc64", + "format": "bin", + "source": "cmovc.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/cmovc/", + "target": [ + { "output": "cmovc.bin64", "match": "cmovc.bin64.t" } + ] + } +] diff --git a/travis/insns/cmovc/cmovc_narrow.asm b/travis/insns/cmovc/cmovc_narrow.asm new file mode 100644 index 000000000..09a18155e --- /dev/null +++ b/travis/insns/cmovc/cmovc_narrow.asm @@ -0,0 +1,6 @@ + cmovc cx, word [0x7cb] + cmovc dx, dx + cmovc ebp, edx + cmovc edi, esi + cmovc ax, cx, dx + cmovc si, di, word [0x46f] diff --git a/travis/insns/cmovna/cmovna.asm b/travis/insns/cmovna/cmovna.asm new file mode 100644 index 000000000..343432760 --- /dev/null +++ b/travis/insns/cmovna/cmovna.asm @@ -0,0 +1,9 @@ +default rel + cmovna bx, ax + cmovna si, dx + cmovna eax, ebx + cmovna edx, ecx + cmovna rbx, rdx + cmovna rbx, rax + cmovna bx, di, word [0xfd5] + cmovna si, si, word [0xce5] diff --git a/travis/insns/cmovna/cmovna.bin64.t b/travis/insns/cmovna/cmovna.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..b115f2d2478292f1bccc926ca967c891e4c9b3f3 GIT binary patch literal 44 ycmYe}ce|0s@Aiq`?J&RFMGtVh`Mw9g^EV)VoAf1D!ubH0JPrW!ybbFB literal 0 HcmV?d00001 diff --git a/travis/insns/cmovnb/cmovnb.json b/travis/insns/cmovnb/cmovnb.json new file mode 100644 index 000000000..530d0c495 --- /dev/null +++ b/travis/insns/cmovnb/cmovnb.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CMOVNB", + "id": "cmovnb64", + "format": "bin", + "source": "cmovnb.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/cmovnb/", + "target": [ + { "output": "cmovnb.bin64", "match": "cmovnb.bin64.t" } + ] + } +] diff --git a/travis/insns/cmovnb/cmovnb_narrow.asm b/travis/insns/cmovnb/cmovnb_narrow.asm new file mode 100644 index 000000000..8b3d8b6e5 --- /dev/null +++ b/travis/insns/cmovnb/cmovnb_narrow.asm @@ -0,0 +1,6 @@ + cmovnb bp, si + cmovnb dx, bx + cmovnb ecx, dword [0x724] + cmovnb ebx, edi + cmovnb dx, ax, ax + cmovnb dx, ax, di diff --git a/travis/insns/cmovnbe/cmovnbe.asm b/travis/insns/cmovnbe/cmovnbe.asm new file mode 100644 index 000000000..c04f57c2f --- /dev/null +++ b/travis/insns/cmovnbe/cmovnbe.asm @@ -0,0 +1,9 @@ +default rel + cmovnbe bp, word [0x6b6] + cmovnbe bx, ax + cmovnbe edx, ecx + cmovnbe edi, ebp + cmovnbe rsi, rcx + cmovnbe rax, rdi + cmovnbe di, ax, di + cmovnbe di, ax, bp diff --git a/travis/insns/cmovnbe/cmovnbe.bin64.t b/travis/insns/cmovnbe/cmovnbe.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..2a9bc574263f6516bbab8f8befb5fb7bb430afa8 GIT binary patch literal 39 ocmYe}ch^zf#>T*q#_xWE-~A%L`(F=!_m4n)Jn4(81e81q0Qd6_OaK4? literal 0 HcmV?d00001 diff --git a/travis/insns/cmovnbe/cmovnbe.json b/travis/insns/cmovnbe/cmovnbe.json new file mode 100644 index 000000000..05f8a6f48 --- /dev/null +++ b/travis/insns/cmovnbe/cmovnbe.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CMOVNBE", + "id": "cmovnbe64", + "format": "bin", + "source": "cmovnbe.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/cmovnbe/", + "target": [ + { "output": "cmovnbe.bin64", "match": "cmovnbe.bin64.t" } + ] + } +] diff --git a/travis/insns/cmovnbe/cmovnbe_narrow.asm b/travis/insns/cmovnbe/cmovnbe_narrow.asm new file mode 100644 index 000000000..2442905c1 --- /dev/null +++ b/travis/insns/cmovnbe/cmovnbe_narrow.asm @@ -0,0 +1,6 @@ + cmovnbe bp, word [0x6b6] + cmovnbe bx, ax + cmovnbe edx, ecx + cmovnbe edi, ebp + cmovnbe di, ax, di + cmovnbe di, ax, bp diff --git a/travis/insns/cmovnc/cmovnc.asm b/travis/insns/cmovnc/cmovnc.asm new file mode 100644 index 000000000..1c60868d0 --- /dev/null +++ b/travis/insns/cmovnc/cmovnc.asm @@ -0,0 +1,9 @@ +default rel + cmovnc di, bp + cmovnc si, word [0x58d] + cmovnc ecx, esi + cmovnc ebp, ebp + cmovnc rbp, rax + cmovnc rbp, qword [0xddb] + cmovnc ax, di, si + cmovnc cx, bx, bp diff --git a/travis/insns/cmovnc/cmovnc.bin64.t b/travis/insns/cmovnc/cmovnc.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..75f37359e9ee44156781bb75583634a2d022e0e8 GIT binary patch literal 44 ycmYe}cmA8k?`)#l%gVsO?|hEm`K<@P^9vx>QN7K}z>xH%R>JvT(w9;R=eqzgKo2|s literal 0 HcmV?d00001 diff --git a/travis/insns/cmovnc/cmovnc.json b/travis/insns/cmovnc/cmovnc.json new file mode 100644 index 000000000..37a994cb5 --- /dev/null +++ b/travis/insns/cmovnc/cmovnc.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CMOVNC", + "id": "cmovnc64", + "format": "bin", + "source": "cmovnc.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/cmovnc/", + "target": [ + { "output": "cmovnc.bin64", "match": "cmovnc.bin64.t" } + ] + } +] diff --git a/travis/insns/cmovnc/cmovnc_narrow.asm b/travis/insns/cmovnc/cmovnc_narrow.asm new file mode 100644 index 000000000..b68a487e7 --- /dev/null +++ b/travis/insns/cmovnc/cmovnc_narrow.asm @@ -0,0 +1,6 @@ + cmovnc di, bp + cmovnc si, word [0x58d] + cmovnc ecx, esi + cmovnc ebp, ebp + cmovnc ax, di, si + cmovnc cx, bx, bp diff --git a/travis/insns/cmovng/cmovng.asm b/travis/insns/cmovng/cmovng.asm new file mode 100644 index 000000000..859d87034 --- /dev/null +++ b/travis/insns/cmovng/cmovng.asm @@ -0,0 +1,9 @@ +default rel + cmovng cx, cx + cmovng ax, bx + cmovng edx, ebp + cmovng ebp, dword [0xef7] + cmovng rdx, rbx + cmovng rsi, rax + cmovng dx, cx, word [0xe8c] + cmovng cx, bp, word [0xc11] diff --git a/travis/insns/cmovng/cmovng.bin64.t b/travis/insns/cmovng/cmovng.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..d20095478b10c081f3463a2c8f27addeac381025 GIT binary patch literal 49 zcmYe}_dA)!?{}Er?<&8aj_P+l1_lp)zso@UA?Zu5gddM;4^SxSOQ{4V`P^W}xuh?-628}xzW7S`egyzBXAUF) literal 0 HcmV?d00001 diff --git a/travis/insns/cmovnl/cmovnl.json b/travis/insns/cmovnl/cmovnl.json new file mode 100644 index 000000000..c9572768b --- /dev/null +++ b/travis/insns/cmovnl/cmovnl.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CMOVNL", + "id": "cmovnl64", + "format": "bin", + "source": "cmovnl.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/cmovnl/", + "target": [ + { "output": "cmovnl.bin64", "match": "cmovnl.bin64.t" } + ] + } +] diff --git a/travis/insns/cmovnl/cmovnl_narrow.asm b/travis/insns/cmovnl/cmovnl_narrow.asm new file mode 100644 index 000000000..5062c8cfd --- /dev/null +++ b/travis/insns/cmovnl/cmovnl_narrow.asm @@ -0,0 +1,6 @@ + cmovnl di, si + cmovnl ax, bp + cmovnl edx, dword [0x55f] + cmovnl edx, dword [0x565] + cmovnl dx, dx, si + cmovnl si, si, bp diff --git a/travis/insns/cmovnle/cmovnle.asm b/travis/insns/cmovnle/cmovnle.asm new file mode 100644 index 000000000..b1c61d80a --- /dev/null +++ b/travis/insns/cmovnle/cmovnle.asm @@ -0,0 +1,9 @@ +default rel + cmovnle cx, bx + cmovnle ax, di + cmovnle edx, esi + cmovnle ebx, esi + cmovnle rdx, qword [0xf6c] + cmovnle rbp, rdx + cmovnle ax, dx, word [0xc9a] + cmovnle dx, si, si diff --git a/travis/insns/cmovnle/cmovnle.bin64.t b/travis/insns/cmovnle/cmovnle.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..db9fc76d69a93aadff54482691ba1a21af518396 GIT binary patch literal 44 xcmYe}_dlJ+?|+=%{~EvlJr90=5!D=i1_mJGRnnJQ2_SbC4+BHems|<|ZvaGk4z2(I literal 0 HcmV?d00001 diff --git a/travis/insns/cmovnle/cmovnle.json b/travis/insns/cmovnle/cmovnle.json new file mode 100644 index 000000000..76d6a7270 --- /dev/null +++ b/travis/insns/cmovnle/cmovnle.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CMOVNLE", + "id": "cmovnle64", + "format": "bin", + "source": "cmovnle.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/cmovnle/", + "target": [ + { "output": "cmovnle.bin64", "match": "cmovnle.bin64.t" } + ] + } +] diff --git a/travis/insns/cmovnle/cmovnle_narrow.asm b/travis/insns/cmovnle/cmovnle_narrow.asm new file mode 100644 index 000000000..0c0ea03fb --- /dev/null +++ b/travis/insns/cmovnle/cmovnle_narrow.asm @@ -0,0 +1,6 @@ + cmovnle cx, bx + cmovnle ax, di + cmovnle edx, esi + cmovnle ebx, esi + cmovnle ax, dx, word [0xc9a] + cmovnle dx, si, si diff --git a/travis/insns/cmovnz/cmovnz.asm b/travis/insns/cmovnz/cmovnz.asm new file mode 100644 index 000000000..ef382e796 --- /dev/null +++ b/travis/insns/cmovnz/cmovnz.asm @@ -0,0 +1,9 @@ +default rel + cmovnz cx, cx + cmovnz dx, si + cmovnz ecx, edi + cmovnz ecx, ebx + cmovnz rdx, rbp + cmovnz rsi, rcx + cmovnz dx, ax, ax + cmovnz bx, bp, di diff --git a/travis/insns/cmovnz/cmovnz.bin64.t b/travis/insns/cmovnz/cmovnz.bin64.t new file mode 100644 index 000000000..b85539bbb --- /dev/null +++ b/travis/insns/cmovnz/cmovnz.bin64.t @@ -0,0 +1 @@ +fEÉfEÖEÏEËHEÕHEñbômEÀbôeEï \ No newline at end of file diff --git a/travis/insns/cmovnz/cmovnz.json b/travis/insns/cmovnz/cmovnz.json new file mode 100644 index 000000000..4a74f20c3 --- /dev/null +++ b/travis/insns/cmovnz/cmovnz.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CMOVNZ", + "id": "cmovnz64", + "format": "bin", + "source": "cmovnz.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/cmovnz/", + "target": [ + { "output": "cmovnz.bin64", "match": "cmovnz.bin64.t" } + ] + } +] diff --git a/travis/insns/cmovnz/cmovnz_narrow.asm b/travis/insns/cmovnz/cmovnz_narrow.asm new file mode 100644 index 000000000..1a433d31b --- /dev/null +++ b/travis/insns/cmovnz/cmovnz_narrow.asm @@ -0,0 +1,6 @@ + cmovnz cx, cx + cmovnz dx, si + cmovnz ecx, edi + cmovnz ecx, ebx + cmovnz dx, ax, ax + cmovnz bx, bp, di diff --git a/travis/insns/cmovpe/cmovpe.asm b/travis/insns/cmovpe/cmovpe.asm new file mode 100644 index 000000000..c44aad810 --- /dev/null +++ b/travis/insns/cmovpe/cmovpe.asm @@ -0,0 +1,9 @@ +default rel + cmovpe dx, ax + cmovpe si, bp + cmovpe ecx, esi + cmovpe ebp, dword [0x29e] + cmovpe rcx, rax + cmovpe rdx, rsi + cmovpe di, di, bx + cmovpe di, si, bp diff --git a/travis/insns/cmovpe/cmovpe.bin64.t b/travis/insns/cmovpe/cmovpe.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..db16b677067b4bd34d1e12ce01703b8716eb9461 GIT binary patch literal 39 qcmYe}_qveA@AZ}6>m0wAj_N!n1_lp)uMMq7Hum literal 0 HcmV?d00001 diff --git a/travis/insns/cmovpe/cmovpe.json b/travis/insns/cmovpe/cmovpe.json new file mode 100644 index 000000000..c1b5c7ead --- /dev/null +++ b/travis/insns/cmovpe/cmovpe.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CMOVPE", + "id": "cmovpe64", + "format": "bin", + "source": "cmovpe.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/cmovpe/", + "target": [ + { "output": "cmovpe.bin64", "match": "cmovpe.bin64.t" } + ] + } +] diff --git a/travis/insns/cmovpe/cmovpe_narrow.asm b/travis/insns/cmovpe/cmovpe_narrow.asm new file mode 100644 index 000000000..7df5b627c --- /dev/null +++ b/travis/insns/cmovpe/cmovpe_narrow.asm @@ -0,0 +1,6 @@ + cmovpe dx, ax + cmovpe si, bp + cmovpe ecx, esi + cmovpe ebp, dword [0x29e] + cmovpe di, di, bx + cmovpe di, si, bp diff --git a/travis/insns/cmovpo/cmovpo.asm b/travis/insns/cmovpo/cmovpo.asm new file mode 100644 index 000000000..f34b6a84f --- /dev/null +++ b/travis/insns/cmovpo/cmovpo.asm @@ -0,0 +1,9 @@ +default rel + cmovpo ax, dx + cmovpo cx, word [0xd17] + cmovpo ecx, dword [0xbf0] + cmovpo ebx, edi + cmovpo rsi, qword [0x559] + cmovpo rcx, rbp + cmovpo di, dx, bx + cmovpo cx, bx, si diff --git a/travis/insns/cmovpo/cmovpo.bin64.t b/travis/insns/cmovpo/cmovpo.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..8f144c9677d9649b334e92e14fb197eb7056a3d1 GIT binary patch literal 49 zcmYe}_db-y@6Dqs&db06qCaqh==&c0-X^M%tPBi5#@VDVt`gptlfINnc;5p6A50DW literal 0 HcmV?d00001 diff --git a/travis/insns/cmovpo/cmovpo.json b/travis/insns/cmovpo/cmovpo.json new file mode 100644 index 000000000..74b068641 --- /dev/null +++ b/travis/insns/cmovpo/cmovpo.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CMOVPO", + "id": "cmovpo64", + "format": "bin", + "source": "cmovpo.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/cmovpo/", + "target": [ + { "output": "cmovpo.bin64", "match": "cmovpo.bin64.t" } + ] + } +] diff --git a/travis/insns/cmovpo/cmovpo_narrow.asm b/travis/insns/cmovpo/cmovpo_narrow.asm new file mode 100644 index 000000000..51f3d4c0c --- /dev/null +++ b/travis/insns/cmovpo/cmovpo_narrow.asm @@ -0,0 +1,6 @@ + cmovpo ax, dx + cmovpo cx, word [0xd17] + cmovpo ecx, dword [0xbf0] + cmovpo ebx, edi + cmovpo di, dx, bx + cmovpo cx, bx, si diff --git a/travis/insns/cmovz/cmovz.asm b/travis/insns/cmovz/cmovz.asm new file mode 100644 index 000000000..ce9cfc94f --- /dev/null +++ b/travis/insns/cmovz/cmovz.asm @@ -0,0 +1,9 @@ +default rel + cmovz di, di + cmovz ax, dx + cmovz ecx, dword [0x2c6] + cmovz ebx, ebp + cmovz rbp, rbx + cmovz rsi, rdx + cmovz di, bx, si + cmovz bp, si, word [0x4e6] diff --git a/travis/insns/cmovz/cmovz.bin64.t b/travis/insns/cmovz/cmovz.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..316d20984c91e65ccd28202eb2502cb36284c9ef GIT binary patch literal 44 ycmYe}cln>j?{bLWg-7)m69WUk%UutCm)Ai2Dd~%=gv-68FQF1HCaTX^7#ILdZVuuA literal 0 HcmV?d00001 diff --git a/travis/insns/cmovz/cmovz.json b/travis/insns/cmovz/cmovz.json new file mode 100644 index 000000000..e872d674f --- /dev/null +++ b/travis/insns/cmovz/cmovz.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CMOVZ", + "id": "cmovz64", + "format": "bin", + "source": "cmovz.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/cmovz/", + "target": [ + { "output": "cmovz.bin64", "match": "cmovz.bin64.t" } + ] + } +] diff --git a/travis/insns/cmovz/cmovz_narrow.asm b/travis/insns/cmovz/cmovz_narrow.asm new file mode 100644 index 000000000..24a18366f --- /dev/null +++ b/travis/insns/cmovz/cmovz_narrow.asm @@ -0,0 +1,6 @@ + cmovz di, di + cmovz ax, dx + cmovz ecx, dword [0x2c6] + cmovz ebx, ebp + cmovz di, bx, si + cmovz bp, si, word [0x4e6] diff --git a/travis/insns/cmpaexadd/cmpaexadd.asm b/travis/insns/cmpaexadd/cmpaexadd.asm new file mode 100644 index 000000000..6d1868373 --- /dev/null +++ b/travis/insns/cmpaexadd/cmpaexadd.asm @@ -0,0 +1,5 @@ +default rel + cmpaexadd dword [0x685], ebp, ebp + cmpaexadd dword [0xaa7], edi, ebx + cmpaexadd qword [0xf06], rsi, rbp + cmpaexadd qword [0x2d2], rcx, rbx diff --git a/travis/insns/cmpaexadd/cmpaexadd.bin64.t b/travis/insns/cmpaexadd/cmpaexadd.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..c73ae99837820ec17b255475cc1f01d7f20c2072 GIT binary patch literal 40 scmX@|DDbh4YAYK9!;wdck8MbQVq#zb0A8*S>Hq)$ literal 0 HcmV?d00001 diff --git a/travis/insns/cmpaexadd/cmpaexadd.json b/travis/insns/cmpaexadd/cmpaexadd.json new file mode 100644 index 000000000..3eb7de974 --- /dev/null +++ b/travis/insns/cmpaexadd/cmpaexadd.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CMPAEXADD", + "id": "cmpaexadd64", + "format": "bin", + "source": "cmpaexadd.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/cmpaexadd/", + "target": [ + { "output": "cmpaexadd.bin64", "match": "cmpaexadd.bin64.t" } + ] + } +] diff --git a/travis/insns/cmpaexadd/cmpaexadd_narrow.asm b/travis/insns/cmpaexadd/cmpaexadd_narrow.asm new file mode 100644 index 000000000..600a37acd --- /dev/null +++ b/travis/insns/cmpaexadd/cmpaexadd_narrow.asm @@ -0,0 +1,2 @@ + cmpaexadd dword [0x685], ebp, ebp + cmpaexadd dword [0xaa7], edi, ebx diff --git a/travis/insns/cmpaxadd/cmpaxadd.asm b/travis/insns/cmpaxadd/cmpaxadd.asm new file mode 100644 index 000000000..b04e84749 --- /dev/null +++ b/travis/insns/cmpaxadd/cmpaxadd.asm @@ -0,0 +1,5 @@ +default rel + cmpaxadd dword [0x2ec], eax, ebx + cmpaxadd dword [0x2e2], ebp, edi + cmpaxadd qword [0x9f6], rbx, rdx + cmpaxadd qword [0xe94], rax, rsi diff --git a/travis/insns/cmpaxadd/cmpaxadd.bin64.t b/travis/insns/cmpaxadd/cmpaxadd.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..a8acab6d1fb9c9b0fe6a095111466be1407204db GIT binary patch literal 40 qcmX@|DDgRq>Ki5oh9i$0pX;bT0<&H|mr?!32@*RAl%2xIzyJVr<`Ccj literal 0 HcmV?d00001 diff --git a/travis/insns/cmpaxadd/cmpaxadd.json b/travis/insns/cmpaxadd/cmpaxadd.json new file mode 100644 index 000000000..d8e41c76e --- /dev/null +++ b/travis/insns/cmpaxadd/cmpaxadd.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CMPAXADD", + "id": "cmpaxadd64", + "format": "bin", + "source": "cmpaxadd.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/cmpaxadd/", + "target": [ + { "output": "cmpaxadd.bin64", "match": "cmpaxadd.bin64.t" } + ] + } +] diff --git a/travis/insns/cmpaxadd/cmpaxadd_narrow.asm b/travis/insns/cmpaxadd/cmpaxadd_narrow.asm new file mode 100644 index 000000000..5032ee9cf --- /dev/null +++ b/travis/insns/cmpaxadd/cmpaxadd_narrow.asm @@ -0,0 +1,2 @@ + cmpaxadd dword [0x2ec], eax, ebx + cmpaxadd dword [0x2e2], ebp, edi diff --git a/travis/insns/cmpbexadd/cmpbexadd.asm b/travis/insns/cmpbexadd/cmpbexadd.asm new file mode 100644 index 000000000..c0f92ff7e --- /dev/null +++ b/travis/insns/cmpbexadd/cmpbexadd.asm @@ -0,0 +1,5 @@ +default rel + cmpbexadd dword [0xef3], ebp, edx + cmpbexadd dword [0x20c], edi, esi + cmpbexadd qword [0xbfa], rsi, rbx + cmpbexadd qword [0x1ba], rdx, rsi diff --git a/travis/insns/cmpbexadd/cmpbexadd.bin64.t b/travis/insns/cmpbexadd/cmpbexadd.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..bf1c8515e9936cc7cb39ce27aec2ddddd74f3879 GIT binary patch literal 40 scmX@|DD#<)>SsO%h9i$WpV_GLFo9SPpP8us;s&u!J`+*h#mK+_0B&0lpa1{> literal 0 HcmV?d00001 diff --git a/travis/insns/cmpbexadd/cmpbexadd.json b/travis/insns/cmpbexadd/cmpbexadd.json new file mode 100644 index 000000000..5525be2a4 --- /dev/null +++ b/travis/insns/cmpbexadd/cmpbexadd.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CMPBEXADD", + "id": "cmpbexadd64", + "format": "bin", + "source": "cmpbexadd.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/cmpbexadd/", + "target": [ + { "output": "cmpbexadd.bin64", "match": "cmpbexadd.bin64.t" } + ] + } +] diff --git a/travis/insns/cmpbexadd/cmpbexadd_narrow.asm b/travis/insns/cmpbexadd/cmpbexadd_narrow.asm new file mode 100644 index 000000000..92e94b1b0 --- /dev/null +++ b/travis/insns/cmpbexadd/cmpbexadd_narrow.asm @@ -0,0 +1,2 @@ + cmpbexadd dword [0xef3], ebp, edx + cmpbexadd dword [0x20c], edi, esi diff --git a/travis/insns/cmpbxadd/cmpbxadd.asm b/travis/insns/cmpbxadd/cmpbxadd.asm new file mode 100644 index 000000000..6a8939f09 --- /dev/null +++ b/travis/insns/cmpbxadd/cmpbxadd.asm @@ -0,0 +1,5 @@ +default rel + cmpbxadd dword [0xf17], ebp, ebx + cmpbxadd dword [0xb54], esi, edi + cmpbxadd qword [0xade], rsi, rbx + cmpbxadd qword [0xe38], rdi, rax diff --git a/travis/insns/cmpbxadd/cmpbxadd.bin64.t b/travis/insns/cmpbxadd/cmpbxadd.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..5f53be795f9c501a54c39cad5a96382625029cbe GIT binary patch literal 40 qcmX@|DDjbwsyIIb!;wdhk4#iUxIwIkK-N7j5bNh78&wNF1_l6AjSsW{ literal 0 HcmV?d00001 diff --git a/travis/insns/cmpbxadd/cmpbxadd.json b/travis/insns/cmpbxadd/cmpbxadd.json new file mode 100644 index 000000000..67ba54c8f --- /dev/null +++ b/travis/insns/cmpbxadd/cmpbxadd.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CMPBXADD", + "id": "cmpbxadd64", + "format": "bin", + "source": "cmpbxadd.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/cmpbxadd/", + "target": [ + { "output": "cmpbxadd.bin64", "match": "cmpbxadd.bin64.t" } + ] + } +] diff --git a/travis/insns/cmpbxadd/cmpbxadd_narrow.asm b/travis/insns/cmpbxadd/cmpbxadd_narrow.asm new file mode 100644 index 000000000..812b27373 --- /dev/null +++ b/travis/insns/cmpbxadd/cmpbxadd_narrow.asm @@ -0,0 +1,2 @@ + cmpbxadd dword [0xf17], ebp, ebx + cmpbxadd dword [0xb54], esi, edi diff --git a/travis/insns/cmpcxadd/cmpcxadd.asm b/travis/insns/cmpcxadd/cmpcxadd.asm new file mode 100644 index 000000000..12104faad --- /dev/null +++ b/travis/insns/cmpcxadd/cmpcxadd.asm @@ -0,0 +1,5 @@ +default rel + cmpcxadd dword [0x9bc], edi, esi + cmpcxadd dword [0xbd1], edi, eax + cmpcxadd qword [0x60c], rbp, rbx + cmpcxadd qword [0x771], rdi, rdx diff --git a/travis/insns/cmpcxadd/cmpcxadd.bin64.t b/travis/insns/cmpcxadd/cmpcxadd.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..a76daecdbe48455c42d9b23b269097822b441642 GIT binary patch literal 40 pcmX@|$n%kn>K;x8h9i$Efvk(%AlAc2I;uQuAl6HuSRp$D0|0I)5KI67 literal 0 HcmV?d00001 diff --git a/travis/insns/cmpcxadd/cmpcxadd.json b/travis/insns/cmpcxadd/cmpcxadd.json new file mode 100644 index 000000000..2a01cfc54 --- /dev/null +++ b/travis/insns/cmpcxadd/cmpcxadd.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CMPCXADD", + "id": "cmpcxadd64", + "format": "bin", + "source": "cmpcxadd.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/cmpcxadd/", + "target": [ + { "output": "cmpcxadd.bin64", "match": "cmpcxadd.bin64.t" } + ] + } +] diff --git a/travis/insns/cmpcxadd/cmpcxadd_narrow.asm b/travis/insns/cmpcxadd/cmpcxadd_narrow.asm new file mode 100644 index 000000000..8335075e7 --- /dev/null +++ b/travis/insns/cmpcxadd/cmpcxadd_narrow.asm @@ -0,0 +1,2 @@ + cmpcxadd dword [0x9bc], edi, esi + cmpcxadd dword [0xbd1], edi, eax diff --git a/travis/insns/cmpexadd/cmpexadd.asm b/travis/insns/cmpexadd/cmpexadd.asm new file mode 100644 index 000000000..72502f67e --- /dev/null +++ b/travis/insns/cmpexadd/cmpexadd.asm @@ -0,0 +1,5 @@ +default rel + cmpexadd dword [0xb89], edi, ebp + cmpexadd dword [0x8b3], edx, edx + cmpexadd qword [0x9c1], rcx, rdi + cmpexadd qword [0x6a0], rdi, rbp diff --git a/travis/insns/cmpexadd/cmpexadd.bin64.t b/travis/insns/cmpexadd/cmpexadd.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..727cf7bc52cac0b69a1051a767f520ef7006e135 GIT binary patch literal 40 rcmX@|DDa7mY9}`X!;wdsPefEVbAVU}pYW(2Q)X0h9i$M-}0zFW&yDt0>z#%gIGV`+NjQ9V_*OPaRLzv literal 0 HcmV?d00001 diff --git a/travis/insns/cmpgexadd/cmpgexadd.json b/travis/insns/cmpgexadd/cmpgexadd.json new file mode 100644 index 000000000..0cbb58779 --- /dev/null +++ b/travis/insns/cmpgexadd/cmpgexadd.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CMPGEXADD", + "id": "cmpgexadd64", + "format": "bin", + "source": "cmpgexadd.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/cmpgexadd/", + "target": [ + { "output": "cmpgexadd.bin64", "match": "cmpgexadd.bin64.t" } + ] + } +] diff --git a/travis/insns/cmpgexadd/cmpgexadd_narrow.asm b/travis/insns/cmpgexadd/cmpgexadd_narrow.asm new file mode 100644 index 000000000..7153a1cf1 --- /dev/null +++ b/travis/insns/cmpgexadd/cmpgexadd_narrow.asm @@ -0,0 +1,2 @@ + cmpgexadd dword [0x8b5], edx, esi + cmpgexadd dword [0x4e3], ecx, edx diff --git a/travis/insns/cmpgxadd/cmpgxadd.asm b/travis/insns/cmpgxadd/cmpgxadd.asm new file mode 100644 index 000000000..b406dcae4 --- /dev/null +++ b/travis/insns/cmpgxadd/cmpgxadd.asm @@ -0,0 +1,5 @@ +default rel + cmpgxadd dword [0x6b7], eax, eax + cmpgxadd dword [0xcb2], ebp, esi + cmpgxadd qword [0xcf6], rbp, rdi + cmpgxadd qword [0xb6a], rbp, rsi diff --git a/travis/insns/cmpgxadd/cmpgxadd.bin64.t b/travis/insns/cmpgxadd/cmpgxadd.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..614b309b308dab2e9d40e10dd793eb136fb52303 GIT binary patch literal 40 ocmX@|sPa9F>UK5;h9i$W-|MJu;sLP^0$Ja{tdl@i7B>R}0C0>DuK)l5 literal 0 HcmV?d00001 diff --git a/travis/insns/cmpgxadd/cmpgxadd.json b/travis/insns/cmpgxadd/cmpgxadd.json new file mode 100644 index 000000000..086189efd --- /dev/null +++ b/travis/insns/cmpgxadd/cmpgxadd.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CMPGXADD", + "id": "cmpgxadd64", + "format": "bin", + "source": "cmpgxadd.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/cmpgxadd/", + "target": [ + { "output": "cmpgxadd.bin64", "match": "cmpgxadd.bin64.t" } + ] + } +] diff --git a/travis/insns/cmpgxadd/cmpgxadd_narrow.asm b/travis/insns/cmpgxadd/cmpgxadd_narrow.asm new file mode 100644 index 000000000..b6e2fba47 --- /dev/null +++ b/travis/insns/cmpgxadd/cmpgxadd_narrow.asm @@ -0,0 +1,2 @@ + cmpgxadd dword [0x6b7], eax, eax + cmpgxadd dword [0xcb2], ebp, esi diff --git a/travis/insns/cmplexadd/cmplexadd.asm b/travis/insns/cmplexadd/cmplexadd.asm new file mode 100644 index 000000000..c1d716300 --- /dev/null +++ b/travis/insns/cmplexadd/cmplexadd.asm @@ -0,0 +1,5 @@ +default rel + cmplexadd dword [0x497], ebx, ebx + cmplexadd dword [0x474], ebp, esi + cmplexadd qword [0x1ab], rdi, rax + cmplexadd qword [0x34b], rcx, rsi diff --git a/travis/insns/cmplexadd/cmplexadd.bin64.t b/travis/insns/cmplexadd/cmplexadd.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..967659549394a28ce68bce7218acc6e307a24479 GIT binary patch literal 40 rcmX@|DDj<)>U0(ch9i$W-|489fLTA^*{H5&1c{w|$D``a%)kHuW9<*_ literal 0 HcmV?d00001 diff --git a/travis/insns/cmplexadd/cmplexadd.json b/travis/insns/cmplexadd/cmplexadd.json new file mode 100644 index 000000000..a6737dfc1 --- /dev/null +++ b/travis/insns/cmplexadd/cmplexadd.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CMPLEXADD", + "id": "cmplexadd64", + "format": "bin", + "source": "cmplexadd.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/cmplexadd/", + "target": [ + { "output": "cmplexadd.bin64", "match": "cmplexadd.bin64.t" } + ] + } +] diff --git a/travis/insns/cmplexadd/cmplexadd_narrow.asm b/travis/insns/cmplexadd/cmplexadd_narrow.asm new file mode 100644 index 000000000..a4cf5e0cc --- /dev/null +++ b/travis/insns/cmplexadd/cmplexadd_narrow.asm @@ -0,0 +1,2 @@ + cmplexadd dword [0x497], ebx, ebx + cmplexadd dword [0x474], ebp, esi diff --git a/travis/insns/cmplxadd/cmplxadd.asm b/travis/insns/cmplxadd/cmplxadd.asm new file mode 100644 index 000000000..b50f0158d --- /dev/null +++ b/travis/insns/cmplxadd/cmplxadd.asm @@ -0,0 +1,5 @@ +default rel + cmplxadd dword [0x1a1], edi, ebp + cmplxadd dword [0xe4b], ecx, esi + cmplxadd qword [0x863], rdi, rbx + cmplxadd qword [0xd70], rdi, rcx diff --git a/travis/insns/cmplxadd/cmplxadd.bin64.t b/travis/insns/cmplxadd/cmplxadd.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..32c2e07f8c6d46a7d2a044f75bd6fbe248425c54 GIT binary patch literal 40 pcmX@|DDaJq>Ow{ah9i$W-|(n<^MP0ofnv!VAl649tALk*0RUa;59|N{ literal 0 HcmV?d00001 diff --git a/travis/insns/cmplxadd/cmplxadd.json b/travis/insns/cmplxadd/cmplxadd.json new file mode 100644 index 000000000..14b438548 --- /dev/null +++ b/travis/insns/cmplxadd/cmplxadd.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CMPLXADD", + "id": "cmplxadd64", + "format": "bin", + "source": "cmplxadd.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/cmplxadd/", + "target": [ + { "output": "cmplxadd.bin64", "match": "cmplxadd.bin64.t" } + ] + } +] diff --git a/travis/insns/cmplxadd/cmplxadd_narrow.asm b/travis/insns/cmplxadd/cmplxadd_narrow.asm new file mode 100644 index 000000000..cfd4be4e0 --- /dev/null +++ b/travis/insns/cmplxadd/cmplxadd_narrow.asm @@ -0,0 +1,2 @@ + cmplxadd dword [0x1a1], edi, ebp + cmplxadd dword [0xe4b], ecx, esi diff --git a/travis/insns/cmpnaexadd/cmpnaexadd.asm b/travis/insns/cmpnaexadd/cmpnaexadd.asm new file mode 100644 index 000000000..07b9cc504 --- /dev/null +++ b/travis/insns/cmpnaexadd/cmpnaexadd.asm @@ -0,0 +1,5 @@ +default rel + cmpnaexadd dword [0x8aa], ebx, ecx + cmpnaexadd dword [0x211], ebp, eax + cmpnaexadd qword [0x962], rbx, rbx + cmpnaexadd qword [0xeb9], rdx, rcx diff --git a/travis/insns/cmpnaexadd/cmpnaexadd.bin64.t b/travis/insns/cmpnaexadd/cmpnaexadd.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..ea1de06f0a4e72769dd4978d7f0ff7d7ecc5867c GIT binary patch literal 40 qcmX@|sPK`D>M9Nfh9i$EAL*zHGJ#kRfnrIVAlAo6BC0$27#ILu1P|Z< literal 0 HcmV?d00001 diff --git a/travis/insns/cmpnaexadd/cmpnaexadd.json b/travis/insns/cmpnaexadd/cmpnaexadd.json new file mode 100644 index 000000000..c92265b1d --- /dev/null +++ b/travis/insns/cmpnaexadd/cmpnaexadd.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CMPNAEXADD", + "id": "cmpnaexadd64", + "format": "bin", + "source": "cmpnaexadd.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/cmpnaexadd/", + "target": [ + { "output": "cmpnaexadd.bin64", "match": "cmpnaexadd.bin64.t" } + ] + } +] diff --git a/travis/insns/cmpnaexadd/cmpnaexadd_narrow.asm b/travis/insns/cmpnaexadd/cmpnaexadd_narrow.asm new file mode 100644 index 000000000..03609bd39 --- /dev/null +++ b/travis/insns/cmpnaexadd/cmpnaexadd_narrow.asm @@ -0,0 +1,2 @@ + cmpnaexadd dword [0x8aa], ebx, ecx + cmpnaexadd dword [0x211], ebp, eax diff --git a/travis/insns/cmpnaxadd/cmpnaxadd.asm b/travis/insns/cmpnaxadd/cmpnaxadd.asm new file mode 100644 index 000000000..c3dcaf903 --- /dev/null +++ b/travis/insns/cmpnaxadd/cmpnaxadd.asm @@ -0,0 +1,5 @@ +default rel + cmpnaxadd dword [0xbd5], ebp, eax + cmpnaxadd dword [0xb0f], ebx, esi + cmpnaxadd qword [0xb97], rcx, rsi + cmpnaxadd qword [0xd2e], rax, rbx diff --git a/travis/insns/cmpnaxadd/cmpnaxadd.bin64.t b/travis/insns/cmpnaxadd/cmpnaxadd.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..02f6a6955477c2c6948a2600e7b3fc82bfcda10e GIT binary patch literal 40 qcmX@|sPdVP>Q!zAh9i$WpUJ55gIOn^@u*G*vmQQUQPtyRU;qGK?GIo8 literal 0 HcmV?d00001 diff --git a/travis/insns/cmpnaxadd/cmpnaxadd.json b/travis/insns/cmpnaxadd/cmpnaxadd.json new file mode 100644 index 000000000..a61e93b1f --- /dev/null +++ b/travis/insns/cmpnaxadd/cmpnaxadd.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CMPNAXADD", + "id": "cmpnaxadd64", + "format": "bin", + "source": "cmpnaxadd.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/cmpnaxadd/", + "target": [ + { "output": "cmpnaxadd.bin64", "match": "cmpnaxadd.bin64.t" } + ] + } +] diff --git a/travis/insns/cmpnaxadd/cmpnaxadd_narrow.asm b/travis/insns/cmpnaxadd/cmpnaxadd_narrow.asm new file mode 100644 index 000000000..d6f891307 --- /dev/null +++ b/travis/insns/cmpnaxadd/cmpnaxadd_narrow.asm @@ -0,0 +1,2 @@ + cmpnaxadd dword [0xbd5], ebp, eax + cmpnaxadd dword [0xb0f], ebx, esi diff --git a/travis/insns/cmpnbexadd/cmpnbexadd.asm b/travis/insns/cmpnbexadd/cmpnbexadd.asm new file mode 100644 index 000000000..cb19d726b --- /dev/null +++ b/travis/insns/cmpnbexadd/cmpnbexadd.asm @@ -0,0 +1,5 @@ +default rel + cmpnbexadd dword [0x34d], edx, edi + cmpnbexadd dword [0x9ff], eax, ebp + cmpnbexadd qword [0xf32], rbx, rsi + cmpnbexadd qword [0x1c2], rcx, rsi diff --git a/travis/insns/cmpnbexadd/cmpnbexadd.bin64.t b/travis/insns/cmpnbexadd/cmpnbexadd.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..b3f71fdc0985ec39e45dc869c0fd22b09393af32 GIT binary patch literal 40 pcmX@|$nm*|sxLDG!;wdU&skLebAnhWpUbEk@k3ZVs)raE7ywd<4~YN( literal 0 HcmV?d00001 diff --git a/travis/insns/cmpnbexadd/cmpnbexadd.json b/travis/insns/cmpnbexadd/cmpnbexadd.json new file mode 100644 index 000000000..3ffd81430 --- /dev/null +++ b/travis/insns/cmpnbexadd/cmpnbexadd.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CMPNBEXADD", + "id": "cmpnbexadd64", + "format": "bin", + "source": "cmpnbexadd.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/cmpnbexadd/", + "target": [ + { "output": "cmpnbexadd.bin64", "match": "cmpnbexadd.bin64.t" } + ] + } +] diff --git a/travis/insns/cmpnbexadd/cmpnbexadd_narrow.asm b/travis/insns/cmpnbexadd/cmpnbexadd_narrow.asm new file mode 100644 index 000000000..8e89614d6 --- /dev/null +++ b/travis/insns/cmpnbexadd/cmpnbexadd_narrow.asm @@ -0,0 +1,2 @@ + cmpnbexadd dword [0x34d], edx, edi + cmpnbexadd dword [0x9ff], eax, ebp diff --git a/travis/insns/cmpnbxadd/cmpnbxadd.asm b/travis/insns/cmpnbxadd/cmpnbxadd.asm new file mode 100644 index 000000000..2a5b4fc04 --- /dev/null +++ b/travis/insns/cmpnbxadd/cmpnbxadd.asm @@ -0,0 +1,5 @@ +default rel + cmpnbxadd dword [0x263], esi, edi + cmpnbxadd dword [0x189], esi, ebx + cmpnbxadd qword [0x99b], rsi, rdx + cmpnbxadd qword [0x572], rbp, rdx diff --git a/travis/insns/cmpnbxadd/cmpnbxadd.bin64.t b/travis/insns/cmpnbxadd/cmpnbxadd.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..21b73b5626192bcc09d6fd53f37f402c30241d71 GIT binary patch literal 40 ncmX@|$nmj>YBCc8!;wdcKvpLsi1iZ4n#~De>8KX5GB5xDT?h~V literal 0 HcmV?d00001 diff --git a/travis/insns/cmpnbxadd/cmpnbxadd.json b/travis/insns/cmpnbxadd/cmpnbxadd.json new file mode 100644 index 000000000..fbdf2344a --- /dev/null +++ b/travis/insns/cmpnbxadd/cmpnbxadd.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CMPNBXADD", + "id": "cmpnbxadd64", + "format": "bin", + "source": "cmpnbxadd.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/cmpnbxadd/", + "target": [ + { "output": "cmpnbxadd.bin64", "match": "cmpnbxadd.bin64.t" } + ] + } +] diff --git a/travis/insns/cmpnbxadd/cmpnbxadd_narrow.asm b/travis/insns/cmpnbxadd/cmpnbxadd_narrow.asm new file mode 100644 index 000000000..fd05e37cb --- /dev/null +++ b/travis/insns/cmpnbxadd/cmpnbxadd_narrow.asm @@ -0,0 +1,2 @@ + cmpnbxadd dword [0x263], esi, edi + cmpnbxadd dword [0x189], esi, ebx diff --git a/travis/insns/cmpncxadd/cmpncxadd.asm b/travis/insns/cmpncxadd/cmpncxadd.asm new file mode 100644 index 000000000..4851ebf2d --- /dev/null +++ b/travis/insns/cmpncxadd/cmpncxadd.asm @@ -0,0 +1,5 @@ +default rel + cmpncxadd dword [0xcbc], edi, edx + cmpncxadd dword [0x4a0], ecx, ecx + cmpncxadd qword [0xc4c], rcx, rsi + cmpncxadd qword [0x74b], rsi, rsi diff --git a/travis/insns/cmpncxadd/cmpncxadd.bin64.t b/travis/insns/cmpncxadd/cmpncxadd.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..90da3610932519860fece7a3a2eca4c640b2ac60 GIT binary patch literal 40 pcmX@|DD$z6>K+~jh9i#(AM>a#U;(jC0$Dy_v6GKYRK3|57yxGg55oWe literal 0 HcmV?d00001 diff --git a/travis/insns/cmpncxadd/cmpncxadd.json b/travis/insns/cmpncxadd/cmpncxadd.json new file mode 100644 index 000000000..d6677731a --- /dev/null +++ b/travis/insns/cmpncxadd/cmpncxadd.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CMPNCXADD", + "id": "cmpncxadd64", + "format": "bin", + "source": "cmpncxadd.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/cmpncxadd/", + "target": [ + { "output": "cmpncxadd.bin64", "match": "cmpncxadd.bin64.t" } + ] + } +] diff --git a/travis/insns/cmpncxadd/cmpncxadd_narrow.asm b/travis/insns/cmpncxadd/cmpncxadd_narrow.asm new file mode 100644 index 000000000..566e4e3d4 --- /dev/null +++ b/travis/insns/cmpncxadd/cmpncxadd_narrow.asm @@ -0,0 +1,2 @@ + cmpncxadd dword [0xcbc], edi, edx + cmpncxadd dword [0x4a0], ecx, ecx diff --git a/travis/insns/cmpnexadd/cmpnexadd.asm b/travis/insns/cmpnexadd/cmpnexadd.asm new file mode 100644 index 000000000..17fe6d12a --- /dev/null +++ b/travis/insns/cmpnexadd/cmpnexadd.asm @@ -0,0 +1,5 @@ +default rel + cmpnexadd dword [0xab1], edi, esi + cmpnexadd dword [0xfaf], ebx, esi + cmpnexadd qword [0x9e4], rsi, rdi + cmpnexadd qword [0xcfe], rax, rdx diff --git a/travis/insns/cmpnexadd/cmpnexadd.bin64.t b/travis/insns/cmpnexadd/cmpnexadd.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..a4c8458c06f5c603a3aa9e7f00c9774fd601e913 GIT binary patch literal 40 qcmX@|$n&X<>P9XGh9f|hjOu!R5bNMm6V)f2AlA#LEUN!_7#IL;u@LI+r|h9i#(-^i$b0JC1c5mBw?2Z{Xz%B}{A0RVjy5j6k+ literal 0 HcmV?d00001 diff --git a/travis/insns/cmpngexadd/cmpngexadd.json b/travis/insns/cmpngexadd/cmpngexadd.json new file mode 100644 index 000000000..7625ee415 --- /dev/null +++ b/travis/insns/cmpngexadd/cmpngexadd.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CMPNGEXADD", + "id": "cmpngexadd64", + "format": "bin", + "source": "cmpngexadd.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/cmpngexadd/", + "target": [ + { "output": "cmpngexadd.bin64", "match": "cmpngexadd.bin64.t" } + ] + } +] diff --git a/travis/insns/cmpngexadd/cmpngexadd_narrow.asm b/travis/insns/cmpngexadd/cmpngexadd_narrow.asm new file mode 100644 index 000000000..f9744c278 --- /dev/null +++ b/travis/insns/cmpngexadd/cmpngexadd_narrow.asm @@ -0,0 +1,2 @@ + cmpngexadd dword [0x5e8], ebp, ebx + cmpngexadd dword [0x5f0], ebx, ecx diff --git a/travis/insns/cmpngxadd/cmpngxadd.asm b/travis/insns/cmpngxadd/cmpngxadd.asm new file mode 100644 index 000000000..f62009aba --- /dev/null +++ b/travis/insns/cmpngxadd/cmpngxadd.asm @@ -0,0 +1,5 @@ +default rel + cmpngxadd dword [0x457], edx, eax + cmpngxadd dword [0x651], edx, edi + cmpngxadd qword [0x695], rbx, rdx + cmpngxadd qword [0x10e], rax, rsi diff --git a/travis/insns/cmpngxadd/cmpngxadd.bin64.t b/travis/insns/cmpngxadd/cmpngxadd.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..9865fcd71cd0b612283d51d5478f8ebd79171e66 GIT binary patch literal 40 pcmX@|sPdhNYB&o6!;wdhKvp0di1qTFjOtV{>*PBYRX#=r1^`kv4)p*4 literal 0 HcmV?d00001 diff --git a/travis/insns/cmpngxadd/cmpngxadd.json b/travis/insns/cmpngxadd/cmpngxadd.json new file mode 100644 index 000000000..bce11724b --- /dev/null +++ b/travis/insns/cmpngxadd/cmpngxadd.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CMPNGXADD", + "id": "cmpngxadd64", + "format": "bin", + "source": "cmpngxadd.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/cmpngxadd/", + "target": [ + { "output": "cmpngxadd.bin64", "match": "cmpngxadd.bin64.t" } + ] + } +] diff --git a/travis/insns/cmpngxadd/cmpngxadd_narrow.asm b/travis/insns/cmpngxadd/cmpngxadd_narrow.asm new file mode 100644 index 000000000..db72c2fad --- /dev/null +++ b/travis/insns/cmpngxadd/cmpngxadd_narrow.asm @@ -0,0 +1,2 @@ + cmpngxadd dword [0x457], edx, eax + cmpngxadd dword [0x651], edx, edi diff --git a/travis/insns/cmpnlexadd/cmpnlexadd.asm b/travis/insns/cmpnlexadd/cmpnlexadd.asm new file mode 100644 index 000000000..da1fe37e4 --- /dev/null +++ b/travis/insns/cmpnlexadd/cmpnlexadd.asm @@ -0,0 +1,5 @@ +default rel + cmpnlexadd dword [0xdf4], eax, edx + cmpnlexadd dword [0x2cc], edx, ebp + cmpnlexadd qword [0x86f], rdx, rbx + cmpnlexadd qword [0x561], rax, rax diff --git a/travis/insns/cmpnlexadd/cmpnlexadd.bin64.t b/travis/insns/cmpnlexadd/cmpnlexadd.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..fd7489123574dbce496aee859b7fbd0d25e203ff GIT binary patch literal 40 pcmX@|DDypw>K9%Hh9i#x-;1c8VFIxp0$KSSAl6TyY$7WI0|0QV5Lo~K literal 0 HcmV?d00001 diff --git a/travis/insns/cmpnlexadd/cmpnlexadd.json b/travis/insns/cmpnlexadd/cmpnlexadd.json new file mode 100644 index 000000000..c0869ab1b --- /dev/null +++ b/travis/insns/cmpnlexadd/cmpnlexadd.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CMPNLEXADD", + "id": "cmpnlexadd64", + "format": "bin", + "source": "cmpnlexadd.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/cmpnlexadd/", + "target": [ + { "output": "cmpnlexadd.bin64", "match": "cmpnlexadd.bin64.t" } + ] + } +] diff --git a/travis/insns/cmpnlexadd/cmpnlexadd_narrow.asm b/travis/insns/cmpnlexadd/cmpnlexadd_narrow.asm new file mode 100644 index 000000000..83da51974 --- /dev/null +++ b/travis/insns/cmpnlexadd/cmpnlexadd_narrow.asm @@ -0,0 +1,2 @@ + cmpnlexadd dword [0xdf4], eax, edx + cmpnlexadd dword [0x2cc], edx, ebp diff --git a/travis/insns/cmpnlxadd/cmpnlxadd.asm b/travis/insns/cmpnlxadd/cmpnlxadd.asm new file mode 100644 index 000000000..e9247b183 --- /dev/null +++ b/travis/insns/cmpnlxadd/cmpnlxadd.asm @@ -0,0 +1,5 @@ +default rel + cmpnlxadd dword [0x178], ebx, ebx + cmpnlxadd dword [0x982], ebp, eax + cmpnlxadd qword [0x90b], rcx, rax + cmpnlxadd qword [0x6fb], rdx, rsi diff --git a/travis/insns/cmpnlxadd/cmpnlxadd.bin64.t b/travis/insns/cmpnlxadd/cmpnlxadd.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..91bd0c382ad6c35f9d57bb34b6bdd01be4522679 GIT binary patch literal 40 rcmX@|DDka~Y6T+$!;wdoZ*^3gI6Mk}0h9i#>pX#Vqvw&C+pW3Jfvw~O`pUSAlb1*Of0ACmnvj6}9 literal 0 HcmV?d00001 diff --git a/travis/insns/cmpnzxadd/cmpnzxadd.json b/travis/insns/cmpnzxadd/cmpnzxadd.json new file mode 100644 index 000000000..a65799b59 --- /dev/null +++ b/travis/insns/cmpnzxadd/cmpnzxadd.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CMPNZXADD", + "id": "cmpnzxadd64", + "format": "bin", + "source": "cmpnzxadd.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/cmpnzxadd/", + "target": [ + { "output": "cmpnzxadd.bin64", "match": "cmpnzxadd.bin64.t" } + ] + } +] diff --git a/travis/insns/cmpnzxadd/cmpnzxadd_narrow.asm b/travis/insns/cmpnzxadd/cmpnzxadd_narrow.asm new file mode 100644 index 000000000..8e04dc398 --- /dev/null +++ b/travis/insns/cmpnzxadd/cmpnzxadd_narrow.asm @@ -0,0 +1,2 @@ + cmpnzxadd dword [0x6ba], ecx, ebp + cmpnzxadd dword [0x47b], ebp, ebx diff --git a/travis/insns/cmpoxadd/cmpoxadd.asm b/travis/insns/cmpoxadd/cmpoxadd.asm new file mode 100644 index 000000000..796573f0b --- /dev/null +++ b/travis/insns/cmpoxadd/cmpoxadd.asm @@ -0,0 +1,5 @@ +default rel + cmpoxadd dword [0x361], edx, esi + cmpoxadd dword [0x3c5], edx, ebx + cmpoxadd qword [0x81d], rdi, rsi + cmpoxadd qword [0x675], rbx, rsi diff --git a/travis/insns/cmpoxadd/cmpoxadd.bin64.t b/travis/insns/cmpoxadd/cmpoxadd.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..bc7d2346a449150355fdc720abba01b53bcf3867 GIT binary patch literal 40 pcmX@|$n$}SY9ccO!;wdcK-N((>*NC)Rap*@*vSVns-bS) literal 0 HcmV?d00001 diff --git a/travis/insns/cmpoxadd/cmpoxadd.json b/travis/insns/cmpoxadd/cmpoxadd.json new file mode 100644 index 000000000..d555fbc3b --- /dev/null +++ b/travis/insns/cmpoxadd/cmpoxadd.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CMPOXADD", + "id": "cmpoxadd64", + "format": "bin", + "source": "cmpoxadd.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/cmpoxadd/", + "target": [ + { "output": "cmpoxadd.bin64", "match": "cmpoxadd.bin64.t" } + ] + } +] diff --git a/travis/insns/cmpoxadd/cmpoxadd_narrow.asm b/travis/insns/cmpoxadd/cmpoxadd_narrow.asm new file mode 100644 index 000000000..23f2a3171 --- /dev/null +++ b/travis/insns/cmpoxadd/cmpoxadd_narrow.asm @@ -0,0 +1,2 @@ + cmpoxadd dword [0x361], edx, esi + cmpoxadd dword [0x3c5], edx, ebx diff --git a/travis/insns/cmppexadd/cmppexadd.asm b/travis/insns/cmppexadd/cmppexadd.asm new file mode 100644 index 000000000..18ca267bc --- /dev/null +++ b/travis/insns/cmppexadd/cmppexadd.asm @@ -0,0 +1,5 @@ +default rel + cmppexadd dword [0xc02], edi, ecx + cmppexadd dword [0x2dc], ecx, edi + cmppexadd qword [0xce9], rsi, rdi + cmppexadd qword [0x480], rdi, rcx diff --git a/travis/insns/cmppexadd/cmppexadd.bin64.t b/travis/insns/cmppexadd/cmppexadd.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..0d509cc751129ed0847c89418b16348600b5c15d GIT binary patch literal 40 qcmX@|sPL7IDiaR_!;wdhuXt4NFo9SHUzw=B1dDwH$~LetFaQ8v*AP|! literal 0 HcmV?d00001 diff --git a/travis/insns/cmppexadd/cmppexadd.json b/travis/insns/cmppexadd/cmppexadd.json new file mode 100644 index 000000000..9095c01c7 --- /dev/null +++ b/travis/insns/cmppexadd/cmppexadd.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CMPPEXADD", + "id": "cmppexadd64", + "format": "bin", + "source": "cmppexadd.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/cmppexadd/", + "target": [ + { "output": "cmppexadd.bin64", "match": "cmppexadd.bin64.t" } + ] + } +] diff --git a/travis/insns/cmppexadd/cmppexadd_narrow.asm b/travis/insns/cmppexadd/cmppexadd_narrow.asm new file mode 100644 index 000000000..2db1ae972 --- /dev/null +++ b/travis/insns/cmppexadd/cmppexadd_narrow.asm @@ -0,0 +1,2 @@ + cmppexadd dword [0xc02], edi, ecx + cmppexadd dword [0x2dc], ecx, edi diff --git a/travis/insns/cmppoxadd/cmppoxadd.asm b/travis/insns/cmppoxadd/cmppoxadd.asm new file mode 100644 index 000000000..24a5db4a8 --- /dev/null +++ b/travis/insns/cmppoxadd/cmppoxadd.asm @@ -0,0 +1,5 @@ +default rel + cmppoxadd dword [0xa41], esi, ebp + cmppoxadd dword [0x66e], eax, edi + cmppoxadd qword [0x877], rax, rcx + cmppoxadd qword [0xae4], rdi, rdi diff --git a/travis/insns/cmppoxadd/cmppoxadd.bin64.t b/travis/insns/cmppoxadd/cmppoxadd.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..fafaeaa9cbc88c45989e636c94bb783289af95ba GIT binary patch literal 40 pcmX@|DDbt3sv{Qz!;wdhuUS;{*g&k0Kvp>ih;{I_jp`GiEC5is55WKc literal 0 HcmV?d00001 diff --git a/travis/insns/cmppoxadd/cmppoxadd.json b/travis/insns/cmppoxadd/cmppoxadd.json new file mode 100644 index 000000000..9fcf22d7d --- /dev/null +++ b/travis/insns/cmppoxadd/cmppoxadd.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CMPPOXADD", + "id": "cmppoxadd64", + "format": "bin", + "source": "cmppoxadd.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/cmppoxadd/", + "target": [ + { "output": "cmppoxadd.bin64", "match": "cmppoxadd.bin64.t" } + ] + } +] diff --git a/travis/insns/cmppoxadd/cmppoxadd_narrow.asm b/travis/insns/cmppoxadd/cmppoxadd_narrow.asm new file mode 100644 index 000000000..c70b97785 --- /dev/null +++ b/travis/insns/cmppoxadd/cmppoxadd_narrow.asm @@ -0,0 +1,2 @@ + cmppoxadd dword [0xa41], esi, ebp + cmppoxadd dword [0x66e], eax, edi diff --git a/travis/insns/cmppxadd/cmppxadd.asm b/travis/insns/cmppxadd/cmppxadd.asm new file mode 100644 index 000000000..d23251b41 --- /dev/null +++ b/travis/insns/cmppxadd/cmppxadd.asm @@ -0,0 +1,5 @@ +default rel + cmppxadd dword [0x5ee], edx, ebp + cmppxadd dword [0xea6], edx, ebp + cmppxadd qword [0xe6c], rbx, rax + cmppxadd qword [0x6ee], rdx, rax diff --git a/travis/insns/cmppxadd/cmppxadd.bin64.t b/travis/insns/cmppxadd/cmppxadd.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..e1d8bcd83456ea7b9a12f34e6273d3af2a1943f3 GIT binary patch literal 40 kcmX@|DDaht>N{2jh9h9sGCmON=PMc294HGY%f`R}0B$}I)&Kwi literal 0 HcmV?d00001 diff --git a/travis/insns/cmppxadd/cmppxadd.json b/travis/insns/cmppxadd/cmppxadd.json new file mode 100644 index 000000000..1cb169929 --- /dev/null +++ b/travis/insns/cmppxadd/cmppxadd.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CMPPXADD", + "id": "cmppxadd64", + "format": "bin", + "source": "cmppxadd.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/cmppxadd/", + "target": [ + { "output": "cmppxadd.bin64", "match": "cmppxadd.bin64.t" } + ] + } +] diff --git a/travis/insns/cmppxadd/cmppxadd_narrow.asm b/travis/insns/cmppxadd/cmppxadd_narrow.asm new file mode 100644 index 000000000..02740a5b6 --- /dev/null +++ b/travis/insns/cmppxadd/cmppxadd_narrow.asm @@ -0,0 +1,2 @@ + cmppxadd dword [0x5ee], edx, ebp + cmppxadd dword [0xea6], edx, ebp diff --git a/travis/insns/cmpsxadd/cmpsxadd.asm b/travis/insns/cmpsxadd/cmpsxadd.asm new file mode 100644 index 000000000..e1932e355 --- /dev/null +++ b/travis/insns/cmpsxadd/cmpsxadd.asm @@ -0,0 +1,5 @@ +default rel + cmpsxadd dword [0x544], ebp, ecx + cmpsxadd dword [0x28b], edi, edi + cmpsxadd qword [0x16f], rdi, rcx + cmpsxadd qword [0x6ff], rdx, rdi diff --git a/travis/insns/cmpsxadd/cmpsxadd.bin64.t b/travis/insns/cmpsxadd/cmpsxadd.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..4dfffaf582e9242bc9e171e928d0e07c2e273cb4 GIT binary patch literal 40 qcmX@|sPKi3stYRv!;wdhFKkr1nLwOWovh9i#xpXjItF@abYfh;aY5bNg?5mgUv1_l6LWDjNl literal 0 HcmV?d00001 diff --git a/travis/insns/cmpzxadd/cmpzxadd.json b/travis/insns/cmpzxadd/cmpzxadd.json new file mode 100644 index 000000000..ae799032f --- /dev/null +++ b/travis/insns/cmpzxadd/cmpzxadd.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CMPZXADD", + "id": "cmpzxadd64", + "format": "bin", + "source": "cmpzxadd.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/cmpzxadd/", + "target": [ + { "output": "cmpzxadd.bin64", "match": "cmpzxadd.bin64.t" } + ] + } +] diff --git a/travis/insns/cmpzxadd/cmpzxadd_narrow.asm b/travis/insns/cmpzxadd/cmpzxadd_narrow.asm new file mode 100644 index 000000000..96110ba5a --- /dev/null +++ b/travis/insns/cmpzxadd/cmpzxadd_narrow.asm @@ -0,0 +1,2 @@ + cmpzxadd dword [0xdfe], ebx, esi + cmpzxadd dword [0x252], ebp, ebp diff --git a/travis/insns/ctest/ctest.asm b/travis/insns/ctest/ctest.asm new file mode 100644 index 000000000..1cf58709d --- /dev/null +++ b/travis/insns/ctest/ctest.asm @@ -0,0 +1,9 @@ +default rel + ctest 10, bl, al + ctest 15, byte [0x600], dl + ctest 10, ax, bx + ctest 1, di, bp + ctest 11, ebp, ebp + ctest 1, eax, ecx + ctest 7, rdx, rdx + ctest 10, qword [0x6ea], rdx diff --git a/travis/insns/ctest/ctest.bin64.t b/travis/insns/ctest/ctest.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..96239199a182a78067439f71738c1def47abc77f GIT binary patch literal 58 zcmYfL62jebIO$6bcZ-NB0~-TF(w9)~)*DG*c)45OCw+Bz>u2Z~dP1#f81~Qqq?{?5!-S MvTPvX9`@FQ0Q-~}u>b%7 literal 0 HcmV?d00001 diff --git a/travis/insns/ctesta/ctesta.json b/travis/insns/ctesta/ctesta.json new file mode 100644 index 000000000..5b7a64350 --- /dev/null +++ b/travis/insns/ctesta/ctesta.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CTESTA", + "id": "ctesta64", + "format": "bin", + "source": "ctesta.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/ctesta/", + "target": [ + { "output": "ctesta.bin64", "match": "ctesta.bin64.t" } + ] + } +] diff --git a/travis/insns/ctesta/ctesta_narrow.asm b/travis/insns/ctesta/ctesta_narrow.asm new file mode 100644 index 000000000..f5fd6a149 --- /dev/null +++ b/travis/insns/ctesta/ctesta_narrow.asm @@ -0,0 +1,6 @@ + ctesta 14, dl, al + ctesta 3, bl, bl + ctesta 12, bx, cx + ctesta 7, word [0x782], di + ctesta 15, edi, esi + ctesta 8, edx, edx diff --git a/travis/insns/ctestae/ctestae.asm b/travis/insns/ctestae/ctestae.asm new file mode 100644 index 000000000..b3d62d318 --- /dev/null +++ b/travis/insns/ctestae/ctestae.asm @@ -0,0 +1,9 @@ +default rel + ctestae 6, byte [0x5f6], dl + ctestae 10, bl, dl + ctestae 10, cx, dx + ctestae 4, cx, ax + ctestae 15, dword [0x267], ecx + ctestae 9, esi, ecx + ctestae 3, rcx, rcx + ctestae 10, rdi, rbx diff --git a/travis/insns/ctestae/ctestae.bin64.t b/travis/insns/ctestae/ctestae.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..ecb74f63e91b8c485c2dd4b272bbb1d355eba133 GIT binary patch literal 58 zcmYfLV#3@aqWX=Mfg$Nj2y@Hjq%Wb&trwHNs4}-6O!`v8+{&Yx&IFS5VQxK_^koin N>&c`qSD0Jx0|2aQ7}5X$ literal 0 HcmV?d00001 diff --git a/travis/insns/ctestae/ctestae.json b/travis/insns/ctestae/ctestae.json new file mode 100644 index 000000000..2602ecee9 --- /dev/null +++ b/travis/insns/ctestae/ctestae.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CTESTAE", + "id": "ctestae64", + "format": "bin", + "source": "ctestae.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/ctestae/", + "target": [ + { "output": "ctestae.bin64", "match": "ctestae.bin64.t" } + ] + } +] diff --git a/travis/insns/ctestae/ctestae_narrow.asm b/travis/insns/ctestae/ctestae_narrow.asm new file mode 100644 index 000000000..208e455f9 --- /dev/null +++ b/travis/insns/ctestae/ctestae_narrow.asm @@ -0,0 +1,6 @@ + ctestae 6, byte [0x5f6], dl + ctestae 10, bl, dl + ctestae 10, cx, dx + ctestae 4, cx, ax + ctestae 15, dword [0x267], ecx + ctestae 9, esi, ecx diff --git a/travis/insns/ctestb/ctestb.asm b/travis/insns/ctestb/ctestb.asm new file mode 100644 index 000000000..11f9a0599 --- /dev/null +++ b/travis/insns/ctestb/ctestb.asm @@ -0,0 +1,9 @@ +default rel + ctestb 5, dl, dl + ctestb 10, bl, bl + ctestb 14, bp, si + ctestb 2, bx, cx + ctestb 12, ebp, eax + ctestb 12, dword [0x8d8], esi + ctestb 13, qword [0x733], rbx + ctestb 11, rbp, rbx diff --git a/travis/insns/ctestb/ctestb.bin64.t b/travis/insns/ctestb/ctestb.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..a7dd660cc252af99f333df7c3aa955c6c057ddb2 GIT binary patch literal 58 zcmYfLqQlg3Dd|fHQ_Jn7FQrVaUz5IwGPRyg`jW!bdK65WsNUdUU`YD%hN)FX)tDW` Jyu;Lb7XTTB8AJd8 literal 0 HcmV?d00001 diff --git a/travis/insns/ctestb/ctestb.json b/travis/insns/ctestb/ctestb.json new file mode 100644 index 000000000..e7766dc6c --- /dev/null +++ b/travis/insns/ctestb/ctestb.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CTESTB", + "id": "ctestb64", + "format": "bin", + "source": "ctestb.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/ctestb/", + "target": [ + { "output": "ctestb.bin64", "match": "ctestb.bin64.t" } + ] + } +] diff --git a/travis/insns/ctestb/ctestb_narrow.asm b/travis/insns/ctestb/ctestb_narrow.asm new file mode 100644 index 000000000..bc5104828 --- /dev/null +++ b/travis/insns/ctestb/ctestb_narrow.asm @@ -0,0 +1,6 @@ + ctestb 5, dl, dl + ctestb 10, bl, bl + ctestb 14, bp, si + ctestb 2, bx, cx + ctestb 12, ebp, eax + ctestb 12, dword [0x8d8], esi diff --git a/travis/insns/ctestbe/ctestbe.asm b/travis/insns/ctestbe/ctestbe.asm new file mode 100644 index 000000000..ee4ea7227 --- /dev/null +++ b/travis/insns/ctestbe/ctestbe.asm @@ -0,0 +1,9 @@ +default rel + ctestbe 4, byte [0xce0], al + ctestbe 4, byte [0xeea], dl + ctestbe 9, word [0x4cc], cx + ctestbe 15, cx, bp + ctestbe 14, eax, edi + ctestbe 12, dword [0x3a2], ebp + ctestbe 12, rsi, rax + ctestbe 8, rax, rdx diff --git a/travis/insns/ctestbe/ctestbe.bin64.t b/travis/insns/ctestbe/ctestbe.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..ae51afb1341c27ff9f284273b2b2c5058ca7c0fb GIT binary patch literal 68 zcmYfLqQcg~qWXY`fguUR6j6P}2V(lNweqN*VF58~*;-#FeJNpU{gLz~g{@UbbrCa2 Q_z7FVG L003h2lmdnRtqmAa literal 0 HcmV?d00001 diff --git a/travis/insns/ctestc/ctestc.json b/travis/insns/ctestc/ctestc.json new file mode 100644 index 000000000..90ecf66a6 --- /dev/null +++ b/travis/insns/ctestc/ctestc.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CTESTC", + "id": "ctestc64", + "format": "bin", + "source": "ctestc.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/ctestc/", + "target": [ + { "output": "ctestc.bin64", "match": "ctestc.bin64.t" } + ] + } +] diff --git a/travis/insns/ctestc/ctestc_narrow.asm b/travis/insns/ctestc/ctestc_narrow.asm new file mode 100644 index 000000000..62db3c063 --- /dev/null +++ b/travis/insns/ctestc/ctestc_narrow.asm @@ -0,0 +1,6 @@ + ctestc 10, bl, al + ctestc 2, al, bl + ctestc 12, di, si + ctestc 5, bp, bx + ctestc 9, ebp, ebp + ctestc 1, ecx, edx diff --git a/travis/insns/cteste/cteste.asm b/travis/insns/cteste/cteste.asm new file mode 100644 index 000000000..9538f3193 --- /dev/null +++ b/travis/insns/cteste/cteste.asm @@ -0,0 +1,9 @@ +default rel + cteste 8, byte [0xa31], bl + cteste 11, byte [0x4bc], dl + cteste 12, word [0x9a3], si + cteste 15, di, di + cteste 12, dword [0x9a0], edi + cteste 15, ebx, ebp + cteste 8, qword [0xec5], rdi + cteste 4, rbp, rbp diff --git a/travis/insns/cteste/cteste.bin64.t b/travis/insns/cteste/cteste.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..46e6a472119ec715be5119c75a3e537fd46e5e91 GIT binary patch literal 73 zcmYfL;=-z>xGMhNVSBbq@=Onaa{?qPmz9#H?j${h#zDg{9R-bpcqQhNbm& S(w8G3funpN6-!uJ-vR)4=o(M} literal 0 HcmV?d00001 diff --git a/travis/insns/cteste/cteste.json b/travis/insns/cteste/cteste.json new file mode 100644 index 000000000..f48c3e1ac --- /dev/null +++ b/travis/insns/cteste/cteste.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CTESTE", + "id": "cteste64", + "format": "bin", + "source": "cteste.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/cteste/", + "target": [ + { "output": "cteste.bin64", "match": "cteste.bin64.t" } + ] + } +] diff --git a/travis/insns/cteste/cteste_narrow.asm b/travis/insns/cteste/cteste_narrow.asm new file mode 100644 index 000000000..5ada0a762 --- /dev/null +++ b/travis/insns/cteste/cteste_narrow.asm @@ -0,0 +1,6 @@ + cteste 8, byte [0xa31], bl + cteste 11, byte [0x4bc], dl + cteste 12, word [0x9a3], si + cteste 15, di, di + cteste 12, dword [0x9a0], edi + cteste 15, ebx, ebp diff --git a/travis/insns/ctestf/ctestf.asm b/travis/insns/ctestf/ctestf.asm new file mode 100644 index 000000000..700c05c25 --- /dev/null +++ b/travis/insns/ctestf/ctestf.asm @@ -0,0 +1,9 @@ +default rel + ctestf 3, byte [0xf94], dl + ctestf 12, byte [0x181], bl + ctestf 10, bp, dx + ctestf 8, bp, cx + ctestf 3, dword [0x5c8], esi + ctestf 7, edi, eax + ctestf 11, qword [0xcea], rbp + ctestf 4, rdx, rsi diff --git a/travis/insns/ctestf/ctestf.bin64.t b/travis/insns/ctestf/ctestf.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..4beb5e088a45581b54fed42ae09053e392e5be76 GIT binary patch literal 68 zcmYfLBE#JxqB@12fg$Nj3U`Z)Y9k|v8Oq&yHR+2hck9_Cpo&%#)f22BVH@t&<4Irc RaJTBHzTyE1Ea7hb1OPFG8HfM? literal 0 HcmV?d00001 diff --git a/travis/insns/ctestf/ctestf.json b/travis/insns/ctestf/ctestf.json new file mode 100644 index 000000000..026ead9dc --- /dev/null +++ b/travis/insns/ctestf/ctestf.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CTESTF", + "id": "ctestf64", + "format": "bin", + "source": "ctestf.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/ctestf/", + "target": [ + { "output": "ctestf.bin64", "match": "ctestf.bin64.t" } + ] + } +] diff --git a/travis/insns/ctestf/ctestf_narrow.asm b/travis/insns/ctestf/ctestf_narrow.asm new file mode 100644 index 000000000..a8d2fe4b5 --- /dev/null +++ b/travis/insns/ctestf/ctestf_narrow.asm @@ -0,0 +1,6 @@ + ctestf 3, byte [0xf94], dl + ctestf 12, byte [0x181], bl + ctestf 10, bp, dx + ctestf 8, bp, cx + ctestf 3, dword [0x5c8], esi + ctestf 7, edi, eax diff --git a/travis/insns/ctestg/ctestg.asm b/travis/insns/ctestg/ctestg.asm new file mode 100644 index 000000000..b8624f085 --- /dev/null +++ b/travis/insns/ctestg/ctestg.asm @@ -0,0 +1,9 @@ +default rel + ctestg 13, byte [0xa82], bl + ctestg 9, al, dl + ctestg 5, word [0xe44], cx + ctestg 14, di, cx + ctestg 10, dword [0xe5b], esi + ctestg 15, dword [0x104], edx + ctestg 1, rdi, rdx + ctestg 12, rbp, rbp diff --git a/travis/insns/ctestg/ctestg.bin64.t b/travis/insns/ctestg/ctestg.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..b9029ad186e85133a2d5d6419fea18b25c0bfa6b GIT binary patch literal 68 zcmYfLlEdF3quRv9z>xIChri`Q(idI+RvuLsK9E2uf9v_AFCqM`CaTe3fg1i+5mgpO RkX#Rc>-D5BPxxEk0stk57@PnA literal 0 HcmV?d00001 diff --git a/travis/insns/ctestg/ctestg.json b/travis/insns/ctestg/ctestg.json new file mode 100644 index 000000000..ba7674c77 --- /dev/null +++ b/travis/insns/ctestg/ctestg.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CTESTG", + "id": "ctestg64", + "format": "bin", + "source": "ctestg.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/ctestg/", + "target": [ + { "output": "ctestg.bin64", "match": "ctestg.bin64.t" } + ] + } +] diff --git a/travis/insns/ctestg/ctestg_narrow.asm b/travis/insns/ctestg/ctestg_narrow.asm new file mode 100644 index 000000000..e4d4449a3 --- /dev/null +++ b/travis/insns/ctestg/ctestg_narrow.asm @@ -0,0 +1,6 @@ + ctestg 13, byte [0xa82], bl + ctestg 9, al, dl + ctestg 5, word [0xe44], cx + ctestg 14, di, cx + ctestg 10, dword [0xe5b], esi + ctestg 15, dword [0x104], edx diff --git a/travis/insns/ctestge/ctestge.asm b/travis/insns/ctestge/ctestge.asm new file mode 100644 index 000000000..313565b91 --- /dev/null +++ b/travis/insns/ctestge/ctestge.asm @@ -0,0 +1,9 @@ +default rel + ctestge 5, dl, al + ctestge 11, al, dl + ctestge 4, word [0x93f], bx + ctestge 14, bx, si + ctestge 13, ebx, ebx + ctestge 0, esi, edx + ctestge 10, qword [0xc28], rdx + ctestge 3, rdi, rcx diff --git a/travis/insns/ctestge/ctestge.bin64.t b/travis/insns/ctestge/ctestge.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..77dfe0e88c25522b0476e63f743743b94d6c6031 GIT binary patch literal 58 zcmYfLqQl#ADCtWKZ_9xGsho|Lc(idHxRvXo8%pd_E(?s)oU;U-(+j0sybu80i22 literal 0 HcmV?d00001 diff --git a/travis/insns/ctestle/ctestle.json b/travis/insns/ctestle/ctestle.json new file mode 100644 index 000000000..3a9634927 --- /dev/null +++ b/travis/insns/ctestle/ctestle.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CTESTLE", + "id": "ctestle64", + "format": "bin", + "source": "ctestle.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/ctestle/", + "target": [ + { "output": "ctestle.bin64", "match": "ctestle.bin64.t" } + ] + } +] diff --git a/travis/insns/ctestle/ctestle_narrow.asm b/travis/insns/ctestle/ctestle_narrow.asm new file mode 100644 index 000000000..703c2af6a --- /dev/null +++ b/travis/insns/ctestle/ctestle_narrow.asm @@ -0,0 +1,6 @@ + ctestle 7, dl, al + ctestle 10, byte [0xae4], dl + ctestle 7, cx, dx + ctestle 2, bx, ax + ctestle 2, dword [0xc29], eax + ctestle 11, ebx, esi diff --git a/travis/insns/ctestna/ctestna.asm b/travis/insns/ctestna/ctestna.asm new file mode 100644 index 000000000..10f3fe0b7 --- /dev/null +++ b/travis/insns/ctestna/ctestna.asm @@ -0,0 +1,9 @@ +default rel + ctestna 12, bl, bl + ctestna 11, al, al + ctestna 4, ax, bx + ctestna 10, ax, ax + ctestna 1, ebx, ebx + ctestna 8, dword [0x2ea], edi + ctestna 9, qword [0x611], rbp + ctestna 12, rbx, rbp diff --git a/travis/insns/ctestna/ctestna.bin64.t b/travis/insns/ctestna/ctestna.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..65e9baa3be1090f3a5bded663216768845a69887 GIT binary patch literal 58 zcmYfLlET(at(U>%FOYESy`(QLOs$`jzMNrdeUoCVlzC+GPmlezUN|KNczIV+zJ%VVQ#&V^reNll|_|< O6(l?dq+$Ul0|NkZZy0s} literal 0 HcmV?d00001 diff --git a/travis/insns/ctestnc/ctestnc.json b/travis/insns/ctestnc/ctestnc.json new file mode 100644 index 000000000..3594a7523 --- /dev/null +++ b/travis/insns/ctestnc/ctestnc.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CTESTNC", + "id": "ctestnc64", + "format": "bin", + "source": "ctestnc.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/ctestnc/", + "target": [ + { "output": "ctestnc.bin64", "match": "ctestnc.bin64.t" } + ] + } +] diff --git a/travis/insns/ctestnc/ctestnc_narrow.asm b/travis/insns/ctestnc/ctestnc_narrow.asm new file mode 100644 index 000000000..8cf78557d --- /dev/null +++ b/travis/insns/ctestnc/ctestnc_narrow.asm @@ -0,0 +1,6 @@ + ctestnc 8, al, cl + ctestnc 15, dl, al + ctestnc 8, di, di + ctestnc 9, word [0xaef], bp + ctestnc 1, edx, eax + ctestnc 13, eax, ebx diff --git a/travis/insns/ctestne/ctestne.asm b/travis/insns/ctestne/ctestne.asm new file mode 100644 index 000000000..d28d3667a --- /dev/null +++ b/travis/insns/ctestne/ctestne.asm @@ -0,0 +1,9 @@ +default rel + ctestne 7, bl, dl + ctestne 8, byte [0x489], dl + ctestne 11, word [0x62a], bp + ctestne 14, si, di + ctestne 9, ebp, edx + ctestne 13, ebp, edx + ctestne 4, rax, rdx + ctestne 9, rbp, rax diff --git a/travis/insns/ctestne/ctestne.bin64.t b/travis/insns/ctestne/ctestne.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..e9f100bb41680f1e62201a5721bfa3117469855e GIT binary patch literal 58 zcmYfLV#C^UIq8cFYm10#Ckq2Z(wA7)RvlF>HW0Ivwe?@p7a!Kvt4UvSz~mCv)(c5r J&ak!~1ptwo7|;L! literal 0 HcmV?d00001 diff --git a/travis/insns/ctestne/ctestne.json b/travis/insns/ctestne/ctestne.json new file mode 100644 index 000000000..2f520751c --- /dev/null +++ b/travis/insns/ctestne/ctestne.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CTESTNE", + "id": "ctestne64", + "format": "bin", + "source": "ctestne.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/ctestne/", + "target": [ + { "output": "ctestne.bin64", "match": "ctestne.bin64.t" } + ] + } +] diff --git a/travis/insns/ctestne/ctestne_narrow.asm b/travis/insns/ctestne/ctestne_narrow.asm new file mode 100644 index 000000000..c62808b3b --- /dev/null +++ b/travis/insns/ctestne/ctestne_narrow.asm @@ -0,0 +1,6 @@ + ctestne 7, bl, dl + ctestne 8, byte [0x489], dl + ctestne 11, word [0x62a], bp + ctestne 14, si, di + ctestne 9, ebp, edx + ctestne 13, ebp, edx diff --git a/travis/insns/ctestng/ctestng.asm b/travis/insns/ctestng/ctestng.asm new file mode 100644 index 000000000..0819877c1 --- /dev/null +++ b/travis/insns/ctestng/ctestng.asm @@ -0,0 +1,9 @@ +default rel + ctestng 2, cl, al + ctestng 15, byte [0xb23], dl + ctestng 14, dx, cx + ctestng 14, dx, bx + ctestng 9, edi, eax + ctestng 1, ebx, eax + ctestng 5, rdi, rax + ctestng 13, rsi, rdi diff --git a/travis/insns/ctestng/ctestng.bin64.t b/travis/insns/ctestng/ctestng.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..5920b682d508ad7d320ab95f6e663f0e10f147a9 GIT binary patch literal 53 zcmYfLBEr{lFzHJTUyF#UGB*Q5(w9=c)>B~eR?-(AzSiSOUwHUh4<~(D17^SBYyAfR DUrZRx literal 0 HcmV?d00001 diff --git a/travis/insns/ctestng/ctestng.json b/travis/insns/ctestng/ctestng.json new file mode 100644 index 000000000..c9d5757f9 --- /dev/null +++ b/travis/insns/ctestng/ctestng.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CTESTNG", + "id": "ctestng64", + "format": "bin", + "source": "ctestng.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/ctestng/", + "target": [ + { "output": "ctestng.bin64", "match": "ctestng.bin64.t" } + ] + } +] diff --git a/travis/insns/ctestng/ctestng_narrow.asm b/travis/insns/ctestng/ctestng_narrow.asm new file mode 100644 index 000000000..238db3132 --- /dev/null +++ b/travis/insns/ctestng/ctestng_narrow.asm @@ -0,0 +1,6 @@ + ctestng 2, cl, al + ctestng 15, byte [0xb23], dl + ctestng 14, dx, cx + ctestng 14, dx, bx + ctestng 9, edi, eax + ctestng 1, ebx, eax diff --git a/travis/insns/ctestnge/ctestnge.asm b/travis/insns/ctestnge/ctestnge.asm new file mode 100644 index 000000000..4dc5dc503 --- /dev/null +++ b/travis/insns/ctestnge/ctestnge.asm @@ -0,0 +1,9 @@ +default rel + ctestnge 8, dl, al + ctestnge 5, cl, bl + ctestnge 2, word [0x85e], si + ctestnge 1, bx, bx + ctestnge 1, dword [0x395], ebx + ctestnge 3, esi, edi + ctestnge 9, rdx, rbp + ctestnge 7, rdi, rdi diff --git a/travis/insns/ctestnge/ctestnge.bin64.t b/travis/insns/ctestnge/ctestnge.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..2f4f583f2edac0ae9c780430892b477813b92139 GIT binary patch literal 58 zcmYfL;=#L+Mdw5#^0|2Je7;XRn literal 0 HcmV?d00001 diff --git a/travis/insns/ctestnge/ctestnge.json b/travis/insns/ctestnge/ctestnge.json new file mode 100644 index 000000000..d18e30c76 --- /dev/null +++ b/travis/insns/ctestnge/ctestnge.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CTESTNGE", + "id": "ctestnge64", + "format": "bin", + "source": "ctestnge.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/ctestnge/", + "target": [ + { "output": "ctestnge.bin64", "match": "ctestnge.bin64.t" } + ] + } +] diff --git a/travis/insns/ctestnge/ctestnge_narrow.asm b/travis/insns/ctestnge/ctestnge_narrow.asm new file mode 100644 index 000000000..366651d22 --- /dev/null +++ b/travis/insns/ctestnge/ctestnge_narrow.asm @@ -0,0 +1,6 @@ + ctestnge 8, dl, al + ctestnge 5, cl, bl + ctestnge 2, word [0x85e], si + ctestnge 1, bx, bx + ctestnge 1, dword [0x395], ebx + ctestnge 3, esi, edi diff --git a/travis/insns/ctestnl/ctestnl.asm b/travis/insns/ctestnl/ctestnl.asm new file mode 100644 index 000000000..96ef09df0 --- /dev/null +++ b/travis/insns/ctestnl/ctestnl.asm @@ -0,0 +1,9 @@ +default rel + ctestnl 11, bl, dl + ctestnl 4, cl, cl + ctestnl 13, dx, si + ctestnl 15, cx, dx + ctestnl 0, dword [0x168], edi + ctestnl 8, dword [0xca3], ebx + ctestnl 9, rdi, rdx + ctestnl 15, rax, rcx diff --git a/travis/insns/ctestnl/ctestnl.bin64.t b/travis/insns/ctestnl/ctestnl.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..d39b93439946452c1e1d9422a1ae8f85a6086fbc GIT binary patch literal 58 zcmYfL62seaIq8cEZ_CM~FS)#}pOU`R^0r<~`ohB7YNMLL$iR^F#f7(3Ms+a{hQtz>xGsgumr>(icwFz84Caa literal 0 HcmV?d00001 diff --git a/travis/insns/ctestnle/ctestnle.json b/travis/insns/ctestnle/ctestnle.json new file mode 100644 index 000000000..f53c9ab15 --- /dev/null +++ b/travis/insns/ctestnle/ctestnle.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CTESTNLE", + "id": "ctestnle64", + "format": "bin", + "source": "ctestnle.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/ctestnle/", + "target": [ + { "output": "ctestnle.bin64", "match": "ctestnle.bin64.t" } + ] + } +] diff --git a/travis/insns/ctestnle/ctestnle_narrow.asm b/travis/insns/ctestnle/ctestnle_narrow.asm new file mode 100644 index 000000000..d1e2cebd0 --- /dev/null +++ b/travis/insns/ctestnle/ctestnle_narrow.asm @@ -0,0 +1,6 @@ + ctestnle 8, byte [0xd21], dl + ctestnle 2, bl, bl + ctestnle 6, dx, ax + ctestnle 1, word [0x7af], di + ctestnle 12, eax, edx + ctestnle 8, esi, ebp diff --git a/travis/insns/ctestno/ctestno.asm b/travis/insns/ctestno/ctestno.asm new file mode 100644 index 000000000..d4286dfb1 --- /dev/null +++ b/travis/insns/ctestno/ctestno.asm @@ -0,0 +1,9 @@ +default rel + ctestno 14, bl, dl + ctestno 2, bl, cl + ctestno 6, di, di + ctestno 0, si, si + ctestno 11, edx, ecx + ctestno 11, edi, esi + ctestno 3, qword [0x106], rsi + ctestno 6, rdx, rax diff --git a/travis/insns/ctestno/ctestno.bin64.t b/travis/insns/ctestno/ctestno.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..6bb7e1212a53c97d22e578235c441cda7f9d05af GIT binary patch literal 53 zcmYfLQo`7BIq8cCW6SBJFQ$yG|C7G3GPZt8`Vzy~dJ0T_Px>;4vDHMCjgf&N>B|Ia_&D`?whxlD_D0wjKnNH!x^gIQH=wkFt1%)&v@&^C_V)U#9 Lh0|j6lm&(Mse~CU literal 0 HcmV?d00001 diff --git a/travis/insns/ctestnz/ctestnz.json b/travis/insns/ctestnz/ctestnz.json new file mode 100644 index 000000000..60230f3c4 --- /dev/null +++ b/travis/insns/ctestnz/ctestnz.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CTESTNZ", + "id": "ctestnz64", + "format": "bin", + "source": "ctestnz.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/ctestnz/", + "target": [ + { "output": "ctestnz.bin64", "match": "ctestnz.bin64.t" } + ] + } +] diff --git a/travis/insns/ctestnz/ctestnz_narrow.asm b/travis/insns/ctestnz/ctestnz_narrow.asm new file mode 100644 index 000000000..6b02511c1 --- /dev/null +++ b/travis/insns/ctestnz/ctestnz_narrow.asm @@ -0,0 +1,6 @@ + ctestnz 10, cl, al + ctestnz 11, al, al + ctestnz 2, di, bp + ctestnz 6, ax, di + ctestnz 7, eax, ebp + ctestnz 9, dword [0x7f2], esi diff --git a/travis/insns/ctesto/ctesto.asm b/travis/insns/ctesto/ctesto.asm new file mode 100644 index 000000000..da8431fb3 --- /dev/null +++ b/travis/insns/ctesto/ctesto.asm @@ -0,0 +1,9 @@ +default rel + ctesto 9, al, al + ctesto 2, al, al + ctesto 2, word [0xd0a], bp + ctesto 1, cx, cx + ctesto 6, eax, edx + ctesto 1, ebx, esi + ctesto 1, rdi, rdx + ctesto 14, qword [0xec6], rbp diff --git a/travis/insns/ctesto/ctesto.bin64.t b/travis/insns/ctesto/ctesto.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..3b174b767b21fd305ef04c26b1789877bb0385e5 GIT binary patch literal 58 zcmYfL;=|B#AnA(;m=tAb)luc*Wnf79!pqQlGU literal 0 HcmV?d00001 diff --git a/travis/insns/ctesto/ctesto.json b/travis/insns/ctesto/ctesto.json new file mode 100644 index 000000000..dbe6a03d3 --- /dev/null +++ b/travis/insns/ctesto/ctesto.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for CTESTO", + "id": "ctesto64", + "format": "bin", + "source": "ctesto.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/ctesto/", + "target": [ + { "output": "ctesto.bin64", "match": "ctesto.bin64.t" } + ] + } +] diff --git a/travis/insns/ctesto/ctesto_narrow.asm b/travis/insns/ctesto/ctesto_narrow.asm new file mode 100644 index 000000000..1f162266c --- /dev/null +++ b/travis/insns/ctesto/ctesto_narrow.asm @@ -0,0 +1,6 @@ + ctesto 9, al, al + ctesto 2, al, al + ctesto 2, word [0xd0a], bp + ctesto 1, cx, cx + ctesto 6, eax, edx + ctesto 1, ebx, esi diff --git a/travis/insns/ctests/ctests.asm b/travis/insns/ctests/ctests.asm new file mode 100644 index 000000000..a947852ef --- /dev/null +++ b/travis/insns/ctests/ctests.asm @@ -0,0 +1,9 @@ +default rel + ctests 12, byte [0x30d], al + ctests 5, dl, cl + ctests 3, word [0xc07], ax + ctests 4, word [0x186], ax + ctests 8, edx, esi + ctests 1, ebp, esi + ctests 9, rbx, rbp + ctests 4, qword [0x626], rdx diff --git a/travis/insns/ctests/ctests.bin64.t b/travis/insns/ctests/ctests.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..f7013c8faa561284dff40d9b18f5b65702ff3325 GIT binary patch literal 68 zcmYfLlETr#qRPw6z>xGshoj|G(id5dRu)xu9*}@4h}p&nV!Cj&eoFen!_oRR>B||8 S*4Ig2mT`#=wyDrIe-hbb%7 literal 0 HcmV?d00001 diff --git a/travis/insns/setnbzu/setnbzu.json b/travis/insns/setnbzu/setnbzu.json new file mode 100644 index 000000000..555487432 --- /dev/null +++ b/travis/insns/setnbzu/setnbzu.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for SETNBZU", + "id": "setnbzu64", + "format": "bin", + "source": "setnbzu.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/setnbzu/", + "target": [ + { "output": "setnbzu.bin64", "match": "setnbzu.bin64.t" } + ] + } +] diff --git a/travis/insns/setnbzu/setnbzu_narrow.asm b/travis/insns/setnbzu/setnbzu_narrow.asm new file mode 100644 index 000000000..6cca21ce5 --- /dev/null +++ b/travis/insns/setnbzu/setnbzu_narrow.asm @@ -0,0 +1,4 @@ + setnbzu esi + setnbzu edx + setnbzu byte [0x76b] + setnbzu byte [0x3bb] diff --git a/travis/insns/setnc/setnc.asm b/travis/insns/setnc/setnc.asm new file mode 100644 index 000000000..bb7507c4e --- /dev/null +++ b/travis/insns/setnc/setnc.asm @@ -0,0 +1,7 @@ +default rel + setnc cl + setnc byte [0x351] + setnc rax + setnc rsi + setnc eax + setnc edx diff --git a/travis/insns/setnc/setnc.bin64.t b/travis/insns/setnc/setnc.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..d67aaa344be63def728f670bf354e61210ebf888 GIT binary patch literal 35 ecmd;|e2{-Ki)tV<14Gi6dI{$PVDcCe`w#%+k`7A% literal 0 HcmV?d00001 diff --git a/travis/insns/setnc/setnc.json b/travis/insns/setnc/setnc.json new file mode 100644 index 000000000..d62dfaa45 --- /dev/null +++ b/travis/insns/setnc/setnc.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for SETNC", + "id": "setnc64", + "format": "bin", + "source": "setnc.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/setnc/", + "target": [ + { "output": "setnc.bin64", "match": "setnc.bin64.t" } + ] + } +] diff --git a/travis/insns/setnc/setnc_narrow.asm b/travis/insns/setnc/setnc_narrow.asm new file mode 100644 index 000000000..9baa9dba9 --- /dev/null +++ b/travis/insns/setnc/setnc_narrow.asm @@ -0,0 +1,4 @@ + setnc cl + setnc byte [0x351] + setnc eax + setnc edx diff --git a/travis/insns/setnczu/setnczu.asm b/travis/insns/setnczu/setnczu.asm new file mode 100644 index 000000000..a6fd5e425 --- /dev/null +++ b/travis/insns/setnczu/setnczu.asm @@ -0,0 +1,7 @@ +default rel + setnczu rdi + setnczu rbx + setnczu ecx + setnczu ebx + setnczu bl + setnczu al diff --git a/travis/insns/setnczu/setnczu.bin64.t b/travis/insns/setnczu/setnczu.bin64.t new file mode 100644 index 000000000..d790e9de2 --- /dev/null +++ b/travis/insns/setnczu/setnczu.bin64.t @@ -0,0 +1 @@ +bôCÇbôCÃbôCÁbôCÃbôCÃbôCÀ \ No newline at end of file diff --git a/travis/insns/setnczu/setnczu.json b/travis/insns/setnczu/setnczu.json new file mode 100644 index 000000000..906b0ad09 --- /dev/null +++ b/travis/insns/setnczu/setnczu.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for SETNCZU", + "id": "setnczu64", + "format": "bin", + "source": "setnczu.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/setnczu/", + "target": [ + { "output": "setnczu.bin64", "match": "setnczu.bin64.t" } + ] + } +] diff --git a/travis/insns/setnczu/setnczu_narrow.asm b/travis/insns/setnczu/setnczu_narrow.asm new file mode 100644 index 000000000..01bd07436 --- /dev/null +++ b/travis/insns/setnczu/setnczu_narrow.asm @@ -0,0 +1,4 @@ + setnczu ecx + setnczu ebx + setnczu bl + setnczu al diff --git a/travis/insns/setnezu/setnezu.asm b/travis/insns/setnezu/setnezu.asm new file mode 100644 index 000000000..5eea0746e --- /dev/null +++ b/travis/insns/setnezu/setnezu.asm @@ -0,0 +1,7 @@ +default rel + setnezu rsi + setnezu rdi + setnezu edi + setnezu edi + setnezu cl + setnezu byte [0x63c] diff --git a/travis/insns/setnezu/setnezu.bin64.t b/travis/insns/setnezu/setnezu.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..6a6d7215391f1b9679b2bdd042aa674a17bcfb1c GIT binary patch literal 41 bcmYfLQZM0pED1y&#~=@aMOajA*ccc9p^Fi8 literal 0 HcmV?d00001 diff --git a/travis/insns/setnezu/setnezu.json b/travis/insns/setnezu/setnezu.json new file mode 100644 index 000000000..3bc796e57 --- /dev/null +++ b/travis/insns/setnezu/setnezu.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for SETNEZU", + "id": "setnezu64", + "format": "bin", + "source": "setnezu.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/setnezu/", + "target": [ + { "output": "setnezu.bin64", "match": "setnezu.bin64.t" } + ] + } +] diff --git a/travis/insns/setnezu/setnezu_narrow.asm b/travis/insns/setnezu/setnezu_narrow.asm new file mode 100644 index 000000000..191d973d7 --- /dev/null +++ b/travis/insns/setnezu/setnezu_narrow.asm @@ -0,0 +1,4 @@ + setnezu edi + setnezu edi + setnezu cl + setnezu byte [0x63c] diff --git a/travis/insns/setng/setng.asm b/travis/insns/setng/setng.asm new file mode 100644 index 000000000..604bfd077 --- /dev/null +++ b/travis/insns/setng/setng.asm @@ -0,0 +1,7 @@ +default rel + setng bl + setng bl + setng rbx + setng rax + setng ebp + setng eax diff --git a/travis/insns/setng/setng.bin64.t b/travis/insns/setng/setng.bin64.t new file mode 100644 index 000000000..3e1374aed --- /dev/null +++ b/travis/insns/setng/setng.bin64.t @@ -0,0 +1 @@ +žÃžÃbôNÃbôNÀbôNÅbôNÀ \ No newline at end of file diff --git a/travis/insns/setng/setng.json b/travis/insns/setng/setng.json new file mode 100644 index 000000000..4123e5eb9 --- /dev/null +++ b/travis/insns/setng/setng.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for SETNG", + "id": "setng64", + "format": "bin", + "source": "setng.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/setng/", + "target": [ + { "output": "setng.bin64", "match": "setng.bin64.t" } + ] + } +] diff --git a/travis/insns/setng/setng_narrow.asm b/travis/insns/setng/setng_narrow.asm new file mode 100644 index 000000000..bae8622df --- /dev/null +++ b/travis/insns/setng/setng_narrow.asm @@ -0,0 +1,4 @@ + setng bl + setng bl + setng ebp + setng eax diff --git a/travis/insns/setnge/setnge.asm b/travis/insns/setnge/setnge.asm new file mode 100644 index 000000000..c66ec144c --- /dev/null +++ b/travis/insns/setnge/setnge.asm @@ -0,0 +1,7 @@ +default rel + setnge al + setnge byte [0xee7] + setnge rdx + setnge rbx + setnge ebx + setnge edi diff --git a/travis/insns/setnge/setnge.bin64.t b/travis/insns/setnge/setnge.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..47349daec960dc44ee48553323d88a59738c5651 GIT binary patch literal 35 ecmd;|bAW#ii|TVe28N_B^%6dZz~o^h@;Ctb@DC^e literal 0 HcmV?d00001 diff --git a/travis/insns/setnge/setnge.json b/travis/insns/setnge/setnge.json new file mode 100644 index 000000000..79174169e --- /dev/null +++ b/travis/insns/setnge/setnge.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for SETNGE", + "id": "setnge64", + "format": "bin", + "source": "setnge.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/setnge/", + "target": [ + { "output": "setnge.bin64", "match": "setnge.bin64.t" } + ] + } +] diff --git a/travis/insns/setnge/setnge_narrow.asm b/travis/insns/setnge/setnge_narrow.asm new file mode 100644 index 000000000..3379234b0 --- /dev/null +++ b/travis/insns/setnge/setnge_narrow.asm @@ -0,0 +1,4 @@ + setnge al + setnge byte [0xee7] + setnge ebx + setnge edi diff --git a/travis/insns/setngezu/setngezu.asm b/travis/insns/setngezu/setngezu.asm new file mode 100644 index 000000000..425155f94 --- /dev/null +++ b/travis/insns/setngezu/setngezu.asm @@ -0,0 +1,7 @@ +default rel + setngezu rbp + setngezu rdi + setngezu ecx + setngezu ebx + setngezu bl + setngezu byte [0xd80] diff --git a/travis/insns/setngezu/setngezu.bin64.t b/travis/insns/setngezu/setngezu.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..d652321f1565961a2da3d1b41d14532cad2b1570 GIT binary patch literal 41 ecmYfLQZM0iGzml=2a^ZE(^b literal 0 HcmV?d00001 diff --git a/travis/insns/setnlezu/setnlezu.json b/travis/insns/setnlezu/setnlezu.json new file mode 100644 index 000000000..182b4d851 --- /dev/null +++ b/travis/insns/setnlezu/setnlezu.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for SETNLEZU", + "id": "setnlezu64", + "format": "bin", + "source": "setnlezu.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/setnlezu/", + "target": [ + { "output": "setnlezu.bin64", "match": "setnlezu.bin64.t" } + ] + } +] diff --git a/travis/insns/setnlezu/setnlezu_narrow.asm b/travis/insns/setnlezu/setnlezu_narrow.asm new file mode 100644 index 000000000..b012448ed --- /dev/null +++ b/travis/insns/setnlezu/setnlezu_narrow.asm @@ -0,0 +1,4 @@ + setnlezu ebx + setnlezu ebp + setnlezu byte [0xeb4] + setnlezu bl diff --git a/travis/insns/setnlzu/setnlzu.asm b/travis/insns/setnlzu/setnlzu.asm new file mode 100644 index 000000000..7a2795bd1 --- /dev/null +++ b/travis/insns/setnlzu/setnlzu.asm @@ -0,0 +1,7 @@ +default rel + setnlzu rdx + setnlzu rbp + setnlzu eax + setnlzu edi + setnlzu cl + setnlzu byte [0x655] diff --git a/travis/insns/setnlzu/setnlzu.bin64.t b/travis/insns/setnlzu/setnlzu.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..e0485cf23892c6ee1a20e1560c76e6f248ca59f4 GIT binary patch literal 41 hcmYfLQZM0qC<#O!1(OHB05KOYDhO#j*005+$5wHLN literal 0 HcmV?d00001 diff --git a/travis/insns/setnlzu/setnlzu.json b/travis/insns/setnlzu/setnlzu.json new file mode 100644 index 000000000..64cd12f5c --- /dev/null +++ b/travis/insns/setnlzu/setnlzu.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for SETNLZU", + "id": "setnlzu64", + "format": "bin", + "source": "setnlzu.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/setnlzu/", + "target": [ + { "output": "setnlzu.bin64", "match": "setnlzu.bin64.t" } + ] + } +] diff --git a/travis/insns/setnlzu/setnlzu_narrow.asm b/travis/insns/setnlzu/setnlzu_narrow.asm new file mode 100644 index 000000000..c0264bba6 --- /dev/null +++ b/travis/insns/setnlzu/setnlzu_narrow.asm @@ -0,0 +1,4 @@ + setnlzu eax + setnlzu edi + setnlzu cl + setnlzu byte [0x655] diff --git a/travis/insns/setnozu/setnozu.asm b/travis/insns/setnozu/setnozu.asm new file mode 100644 index 000000000..c2534d959 --- /dev/null +++ b/travis/insns/setnozu/setnozu.asm @@ -0,0 +1,7 @@ +default rel + setnozu rax + setnozu rdi + setnozu ebx + setnozu ebx + setnozu dl + setnozu bl diff --git a/travis/insns/setnozu/setnozu.bin64.t b/travis/insns/setnozu/setnozu.bin64.t new file mode 100644 index 000000000..45880832c --- /dev/null +++ b/travis/insns/setnozu/setnozu.bin64.t @@ -0,0 +1 @@ +bôAÀbôAÇbôAÃbôAÃbôAÂbôAà \ No newline at end of file diff --git a/travis/insns/setnozu/setnozu.json b/travis/insns/setnozu/setnozu.json new file mode 100644 index 000000000..9bac6ddba --- /dev/null +++ b/travis/insns/setnozu/setnozu.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for SETNOZU", + "id": "setnozu64", + "format": "bin", + "source": "setnozu.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/setnozu/", + "target": [ + { "output": "setnozu.bin64", "match": "setnozu.bin64.t" } + ] + } +] diff --git a/travis/insns/setnozu/setnozu_narrow.asm b/travis/insns/setnozu/setnozu_narrow.asm new file mode 100644 index 000000000..45ff8cc04 --- /dev/null +++ b/travis/insns/setnozu/setnozu_narrow.asm @@ -0,0 +1,4 @@ + setnozu ebx + setnozu ebx + setnozu dl + setnozu bl diff --git a/travis/insns/setnpzu/setnpzu.asm b/travis/insns/setnpzu/setnpzu.asm new file mode 100644 index 000000000..4ffdeed22 --- /dev/null +++ b/travis/insns/setnpzu/setnpzu.asm @@ -0,0 +1,7 @@ +default rel + setnpzu rdi + setnpzu rdi + setnpzu eax + setnpzu esi + setnpzu al + setnpzu byte [0xa9f] diff --git a/travis/insns/setnpzu/setnpzu.bin64.t b/travis/insns/setnpzu/setnpzu.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..9ec59a3a340b2a993d056e290c85e067eb8715e2 GIT binary patch literal 41 dcmYfLQZM0sJPAP_0JD#QNeG)obv_pZ0|2F&5%&N9 literal 0 HcmV?d00001 diff --git a/travis/insns/setnpzu/setnpzu.json b/travis/insns/setnpzu/setnpzu.json new file mode 100644 index 000000000..2cd2ba284 --- /dev/null +++ b/travis/insns/setnpzu/setnpzu.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for SETNPZU", + "id": "setnpzu64", + "format": "bin", + "source": "setnpzu.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/setnpzu/", + "target": [ + { "output": "setnpzu.bin64", "match": "setnpzu.bin64.t" } + ] + } +] diff --git a/travis/insns/setnpzu/setnpzu_narrow.asm b/travis/insns/setnpzu/setnpzu_narrow.asm new file mode 100644 index 000000000..b53307151 --- /dev/null +++ b/travis/insns/setnpzu/setnpzu_narrow.asm @@ -0,0 +1,4 @@ + setnpzu eax + setnpzu esi + setnpzu al + setnpzu byte [0xa9f] diff --git a/travis/insns/setnszu/setnszu.asm b/travis/insns/setnszu/setnszu.asm new file mode 100644 index 000000000..e8a6b10cd --- /dev/null +++ b/travis/insns/setnszu/setnszu.asm @@ -0,0 +1,7 @@ +default rel + setnszu rdi + setnszu rbx + setnszu esi + setnszu ecx + setnszu byte [0x13c] + setnszu dl diff --git a/travis/insns/setnszu/setnszu.bin64.t b/travis/insns/setnszu/setnszu.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..0174037195bc210b6641ee451a6f0a70246c0220 GIT binary patch literal 41 hcmYfLQZM0oJPAY|29w9YEUcdI?tuc?^kt2msfZ4k-Wt literal 0 HcmV?d00001 diff --git a/travis/insns/setnz/setnz.json b/travis/insns/setnz/setnz.json new file mode 100644 index 000000000..cada70ea5 --- /dev/null +++ b/travis/insns/setnz/setnz.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for SETNZ", + "id": "setnz64", + "format": "bin", + "source": "setnz.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/setnz/", + "target": [ + { "output": "setnz.bin64", "match": "setnz.bin64.t" } + ] + } +] diff --git a/travis/insns/setnz/setnz_narrow.asm b/travis/insns/setnz/setnz_narrow.asm new file mode 100644 index 000000000..9be09e338 --- /dev/null +++ b/travis/insns/setnz/setnz_narrow.asm @@ -0,0 +1,4 @@ + setnz byte [0x816] + setnz bl + setnz ebx + setnz edx diff --git a/travis/insns/setnzzu/setnzzu.asm b/travis/insns/setnzzu/setnzzu.asm new file mode 100644 index 000000000..f547d2a1f --- /dev/null +++ b/travis/insns/setnzzu/setnzzu.asm @@ -0,0 +1,7 @@ +default rel + setnzzu rcx + setnzzu rsi + setnzzu ebx + setnzzu esi + setnzzu dl + setnzzu dl diff --git a/travis/insns/setnzzu/setnzzu.bin64.t b/travis/insns/setnzzu/setnzzu.bin64.t new file mode 100644 index 000000000..02f11f69f --- /dev/null +++ b/travis/insns/setnzzu/setnzzu.bin64.t @@ -0,0 +1 @@ +bôEÁbôEÆbôEÃbôEÆbôEÂbôE \ No newline at end of file diff --git a/travis/insns/setnzzu/setnzzu.json b/travis/insns/setnzzu/setnzzu.json new file mode 100644 index 000000000..657c4f67e --- /dev/null +++ b/travis/insns/setnzzu/setnzzu.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for SETNZZU", + "id": "setnzzu64", + "format": "bin", + "source": "setnzzu.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/setnzzu/", + "target": [ + { "output": "setnzzu.bin64", "match": "setnzzu.bin64.t" } + ] + } +] diff --git a/travis/insns/setnzzu/setnzzu_narrow.asm b/travis/insns/setnzzu/setnzzu_narrow.asm new file mode 100644 index 000000000..ebd3ea297 --- /dev/null +++ b/travis/insns/setnzzu/setnzzu_narrow.asm @@ -0,0 +1,4 @@ + setnzzu ebx + setnzzu esi + setnzzu dl + setnzzu dl diff --git a/travis/insns/setozu/setozu.asm b/travis/insns/setozu/setozu.asm new file mode 100644 index 000000000..5048a2a86 --- /dev/null +++ b/travis/insns/setozu/setozu.asm @@ -0,0 +1,7 @@ +default rel + setozu rbp + setozu rsi + setozu ebp + setozu eax + setozu dl + setozu dl diff --git a/travis/insns/setozu/setozu.bin64.t b/travis/insns/setozu/setozu.bin64.t new file mode 100644 index 000000000..926f24298 --- /dev/null +++ b/travis/insns/setozu/setozu.bin64.t @@ -0,0 +1 @@ +bô@Åbô@Æbô@Åbô@Àbô@Âbô@ \ No newline at end of file diff --git a/travis/insns/setozu/setozu.json b/travis/insns/setozu/setozu.json new file mode 100644 index 000000000..80805aac5 --- /dev/null +++ b/travis/insns/setozu/setozu.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for SETOZU", + "id": "setozu64", + "format": "bin", + "source": "setozu.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/setozu/", + "target": [ + { "output": "setozu.bin64", "match": "setozu.bin64.t" } + ] + } +] diff --git a/travis/insns/setozu/setozu_narrow.asm b/travis/insns/setozu/setozu_narrow.asm new file mode 100644 index 000000000..d7b9a4807 --- /dev/null +++ b/travis/insns/setozu/setozu_narrow.asm @@ -0,0 +1,4 @@ + setozu ebp + setozu eax + setozu dl + setozu dl diff --git a/travis/insns/setpe/setpe.asm b/travis/insns/setpe/setpe.asm new file mode 100644 index 000000000..59b756eb4 --- /dev/null +++ b/travis/insns/setpe/setpe.asm @@ -0,0 +1,7 @@ +default rel + setpe dl + setpe byte [0xfcd] + setpe rdi + setpe rsi + setpe ebx + setpe ebp diff --git a/travis/insns/setpe/setpe.bin64.t b/travis/insns/setpe/setpe.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..2c34320641bfc76cecb6b77c3ddcd5c901829e9c GIT binary patch literal 35 hcmd;|b%=i!i|Sc^28N_B^%7pk!Q?S8c^FI{1pxOS4+{VQ literal 0 HcmV?d00001 diff --git a/travis/insns/setpe/setpe.json b/travis/insns/setpe/setpe.json new file mode 100644 index 000000000..043e02db1 --- /dev/null +++ b/travis/insns/setpe/setpe.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for SETPE", + "id": "setpe64", + "format": "bin", + "source": "setpe.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/setpe/", + "target": [ + { "output": "setpe.bin64", "match": "setpe.bin64.t" } + ] + } +] diff --git a/travis/insns/setpe/setpe_narrow.asm b/travis/insns/setpe/setpe_narrow.asm new file mode 100644 index 000000000..f3991ddb3 --- /dev/null +++ b/travis/insns/setpe/setpe_narrow.asm @@ -0,0 +1,4 @@ + setpe dl + setpe byte [0xfcd] + setpe ebx + setpe ebp diff --git a/travis/insns/setpezu/setpezu.asm b/travis/insns/setpezu/setpezu.asm new file mode 100644 index 000000000..84c463bc1 --- /dev/null +++ b/travis/insns/setpezu/setpezu.asm @@ -0,0 +1,7 @@ +default rel + setpezu rbp + setpezu rdx + setpezu ebp + setpezu ecx + setpezu bl + setpezu byte [0x567] diff --git a/travis/insns/setpezu/setpezu.bin64.t b/travis/insns/setpezu/setpezu.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..e531b0d1413abae963f6a1ad9e9aa42ec0f5ca9e GIT binary patch literal 41 gcmYfLQZM0kGzml=0+SH-K`{F;m}F5+XJudj0HcZ#umAu6 literal 0 HcmV?d00001 diff --git a/travis/insns/setpezu/setpezu.json b/travis/insns/setpezu/setpezu.json new file mode 100644 index 000000000..d4f10d2f7 --- /dev/null +++ b/travis/insns/setpezu/setpezu.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for SETPEZU", + "id": "setpezu64", + "format": "bin", + "source": "setpezu.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/setpezu/", + "target": [ + { "output": "setpezu.bin64", "match": "setpezu.bin64.t" } + ] + } +] diff --git a/travis/insns/setpezu/setpezu_narrow.asm b/travis/insns/setpezu/setpezu_narrow.asm new file mode 100644 index 000000000..f05aa78d7 --- /dev/null +++ b/travis/insns/setpezu/setpezu_narrow.asm @@ -0,0 +1,4 @@ + setpezu ebp + setpezu ecx + setpezu bl + setpezu byte [0x567] diff --git a/travis/insns/setpo/setpo.asm b/travis/insns/setpo/setpo.asm new file mode 100644 index 000000000..8c5cb1b1d --- /dev/null +++ b/travis/insns/setpo/setpo.asm @@ -0,0 +1,7 @@ +default rel + setpo byte [0xfbc] + setpo byte [0x6da] + setpo rsi + setpo rsi + setpo edi + setpo eax diff --git a/travis/insns/setpo/setpo.bin64.t b/travis/insns/setpo/setpo.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..ef1c9e137e914c544c90ba8c7027bd1fd84ab9c6 GIT binary patch literal 40 icmd;|&7!)8pMilNNZ(>(U`YB>FX4R*i98Nw9{>OZ+Ydzm literal 0 HcmV?d00001 diff --git a/travis/insns/setpo/setpo.json b/travis/insns/setpo/setpo.json new file mode 100644 index 000000000..0954c6508 --- /dev/null +++ b/travis/insns/setpo/setpo.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for SETPO", + "id": "setpo64", + "format": "bin", + "source": "setpo.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/setpo/", + "target": [ + { "output": "setpo.bin64", "match": "setpo.bin64.t" } + ] + } +] diff --git a/travis/insns/setpo/setpo_narrow.asm b/travis/insns/setpo/setpo_narrow.asm new file mode 100644 index 000000000..2b24b2711 --- /dev/null +++ b/travis/insns/setpo/setpo_narrow.asm @@ -0,0 +1,4 @@ + setpo byte [0xfbc] + setpo byte [0x6da] + setpo edi + setpo eax diff --git a/travis/insns/setpozu/setpozu.asm b/travis/insns/setpozu/setpozu.asm new file mode 100644 index 000000000..89693aeaa --- /dev/null +++ b/travis/insns/setpozu/setpozu.asm @@ -0,0 +1,7 @@ +default rel + setpozu rdx + setpozu rax + setpozu ebx + setpozu esi + setpozu al + setpozu cl diff --git a/travis/insns/setpozu/setpozu.bin64.t b/travis/insns/setpozu/setpozu.bin64.t new file mode 100644 index 000000000..347ebe789 --- /dev/null +++ b/travis/insns/setpozu/setpozu.bin64.t @@ -0,0 +1 @@ +bôKÂbôKÀbôKÃbôKÆbôKÀbôKÁ \ No newline at end of file diff --git a/travis/insns/setpozu/setpozu.json b/travis/insns/setpozu/setpozu.json new file mode 100644 index 000000000..a8644df62 --- /dev/null +++ b/travis/insns/setpozu/setpozu.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for SETPOZU", + "id": "setpozu64", + "format": "bin", + "source": "setpozu.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/setpozu/", + "target": [ + { "output": "setpozu.bin64", "match": "setpozu.bin64.t" } + ] + } +] diff --git a/travis/insns/setpozu/setpozu_narrow.asm b/travis/insns/setpozu/setpozu_narrow.asm new file mode 100644 index 000000000..ddc76d98f --- /dev/null +++ b/travis/insns/setpozu/setpozu_narrow.asm @@ -0,0 +1,4 @@ + setpozu ebx + setpozu esi + setpozu al + setpozu cl diff --git a/travis/insns/setpzu/setpzu.asm b/travis/insns/setpzu/setpzu.asm new file mode 100644 index 000000000..93ec86934 --- /dev/null +++ b/travis/insns/setpzu/setpzu.asm @@ -0,0 +1,7 @@ +default rel + setpzu rdx + setpzu rbx + setpzu edx + setpzu esi + setpzu byte [0xbe9] + setpzu al diff --git a/travis/insns/setpzu/setpzu.bin64.t b/travis/insns/setpzu/setpzu.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..e10b04e600565e03a4e0d0126e91934194561740 GIT binary patch literal 41 gcmYfLQZM0kC<#O!29pr>F)*7&^(8k01DJUL0GOW=H2?qr literal 0 HcmV?d00001 diff --git a/travis/insns/setpzu/setpzu.json b/travis/insns/setpzu/setpzu.json new file mode 100644 index 000000000..e85beccb1 --- /dev/null +++ b/travis/insns/setpzu/setpzu.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for SETPZU", + "id": "setpzu64", + "format": "bin", + "source": "setpzu.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/setpzu/", + "target": [ + { "output": "setpzu.bin64", "match": "setpzu.bin64.t" } + ] + } +] diff --git a/travis/insns/setpzu/setpzu_narrow.asm b/travis/insns/setpzu/setpzu_narrow.asm new file mode 100644 index 000000000..a4c0ed21b --- /dev/null +++ b/travis/insns/setpzu/setpzu_narrow.asm @@ -0,0 +1,4 @@ + setpzu edx + setpzu esi + setpzu byte [0xbe9] + setpzu al diff --git a/travis/insns/setszu/setszu.asm b/travis/insns/setszu/setszu.asm new file mode 100644 index 000000000..fa89aa3c0 --- /dev/null +++ b/travis/insns/setszu/setszu.asm @@ -0,0 +1,7 @@ +default rel + setszu rdx + setszu rdx + setszu eax + setszu ecx + setszu cl + setszu dl diff --git a/travis/insns/setszu/setszu.bin64.t b/travis/insns/setszu/setszu.bin64.t new file mode 100644 index 000000000..9cd57b2b1 --- /dev/null +++ b/travis/insns/setszu/setszu.bin64.t @@ -0,0 +1 @@ +bôHÂbôHÂbôHÀbôHÁbôHÁbôH \ No newline at end of file diff --git a/travis/insns/setszu/setszu.json b/travis/insns/setszu/setszu.json new file mode 100644 index 000000000..bb3a8ae95 --- /dev/null +++ b/travis/insns/setszu/setszu.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for SETSZU", + "id": "setszu64", + "format": "bin", + "source": "setszu.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/setszu/", + "target": [ + { "output": "setszu.bin64", "match": "setszu.bin64.t" } + ] + } +] diff --git a/travis/insns/setszu/setszu_narrow.asm b/travis/insns/setszu/setszu_narrow.asm new file mode 100644 index 000000000..e09a79e49 --- /dev/null +++ b/travis/insns/setszu/setszu_narrow.asm @@ -0,0 +1,4 @@ + setszu eax + setszu ecx + setszu cl + setszu dl diff --git a/travis/insns/setz/setz.asm b/travis/insns/setz/setz.asm new file mode 100644 index 000000000..a0fc1b241 --- /dev/null +++ b/travis/insns/setz/setz.asm @@ -0,0 +1,7 @@ +default rel + setz byte [0x8b0] + setz byte [0xdf2] + setz rdi + setz rdx + setz esi + setz ebp diff --git a/travis/insns/setz/setz.bin64.t b/travis/insns/setz/setz.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..c63fca73dbd7e675678dbb7b991e1bee67c86b54 GIT binary patch literal 40 kcmd;|!lJr?gMon`NPpsGU`YB>FX3_=OdbN0$H3%K00L4EC;$Ke literal 0 HcmV?d00001 diff --git a/travis/insns/setz/setz.json b/travis/insns/setz/setz.json new file mode 100644 index 000000000..bdf735174 --- /dev/null +++ b/travis/insns/setz/setz.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for SETZ", + "id": "setz64", + "format": "bin", + "source": "setz.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/setz/", + "target": [ + { "output": "setz.bin64", "match": "setz.bin64.t" } + ] + } +] diff --git a/travis/insns/setz/setz_narrow.asm b/travis/insns/setz/setz_narrow.asm new file mode 100644 index 000000000..e71ee7ac4 --- /dev/null +++ b/travis/insns/setz/setz_narrow.asm @@ -0,0 +1,4 @@ + setz byte [0x8b0] + setz byte [0xdf2] + setz esi + setz ebp diff --git a/travis/insns/setzzu/setzzu.asm b/travis/insns/setzzu/setzzu.asm new file mode 100644 index 000000000..4529ad274 --- /dev/null +++ b/travis/insns/setzzu/setzzu.asm @@ -0,0 +1,7 @@ +default rel + setzzu rax + setzzu rsi + setzzu eax + setzzu ebp + setzzu byte [0x306] + setzzu dl diff --git a/travis/insns/setzzu/setzzu.bin64.t b/travis/insns/setzzu/setzzu.bin64.t new file mode 100644 index 0000000000000000000000000000000000000000..d279cac806fceed1133e187363accadecd7a1b60 GIT binary patch literal 41 gcmYfLQZM0hAPGbs1CtQ;Q81fDm5rH!0n9uE0E|%)CIA2c literal 0 HcmV?d00001 diff --git a/travis/insns/setzzu/setzzu.json b/travis/insns/setzzu/setzzu.json new file mode 100644 index 000000000..2547b3de4 --- /dev/null +++ b/travis/insns/setzzu/setzzu.json @@ -0,0 +1,12 @@ +[ + { + "description": "Pseudorandom test for SETZZU", + "id": "setzzu64", + "format": "bin", + "source": "setzzu.asm", + "option": "--bits 64 -w-ea-absolute -w-implicit-abs-deprecated -I./travis/insns/setzzu/", + "target": [ + { "output": "setzzu.bin64", "match": "setzzu.bin64.t" } + ] + } +] diff --git a/travis/insns/setzzu/setzzu_narrow.asm b/travis/insns/setzzu/setzzu_narrow.asm new file mode 100644 index 000000000..841ef805f --- /dev/null +++ b/travis/insns/setzzu/setzzu_narrow.asm @@ -0,0 +1,4 @@ + setzzu eax + setzzu ebp + setzzu byte [0x306] + setzzu dl diff --git a/x86/insns-cc.ph b/x86/insns-cc.ph new file mode 100644 index 000000000..266a38cce --- /dev/null +++ b/x86/insns-cc.ph @@ -0,0 +1,57 @@ +# -*- perl -*- + +# +# Condition-code suffix definitions, shared between: +# +# - x86/insns.pl, whose conditional_forms() expands "...cc" (Jcc, +# SETcc, CMOVcc, CFCMOVcc) and "...scc" (CCMPscc, CTESTscc, +# CMPccXADD, SETccZU) placeholder mnemonics found in x86/insns.dat +# into one concrete instruction pattern per applicable condition +# code; and +# - tools/testgen/gen-insn-tests.pl, which needs the same suffix sets +# to expand the still-unexpanded "...cc"/"...scc" placeholder +# mnemonics it finds in x86/insns.xda (insns.xda is generated by +# preinsns.pl, upstream of insns.pl's conditional_forms() +# expansion, so the placeholders reach it unexpanded) into concrete, +# testable mnemonics. +# +# "cc" and "scc" mnemonics share almost all condition codes, but not +# quite: 'pe'/'po'/'p'/'np' are only valid as "cc" suffixes, and +# 't'/'f'/'' (empty, i.e. plain "scc" with no suffix at all) are only +# valid as "scc" suffixes. See Intel/AMD APX documentation for CCMPcc/ +# CTESTcc/CFCMOVcc/CMPccXADD/SETccZU for the rationale. +# + +our $c_ccmask = 0x0f; +our $c_nd = 0x10; # Not for the disassembler +our $c_cc = 0x20; # cc only (not scc) +our $c_scc = 0x40; # scc only (not cc) +our %conds = ( + 'o' => 0, 'no' => 1, 'c' => 2, 'nc' => 3, + 'z' => 4, 'nz' => 5, 'na' => 6, 'a' => 7, + 's' => 8, 'ns' => 9, + 'pe' => 10|$c_cc, 'po' => 11|$c_cc, + 't' => 10|$c_scc, 'f' => 11|$c_scc, + 'l' => 12, 'nl' => 13, 'ng' => 14, 'g' => 15, + + 'ae' => 3|$c_nd, 'b' => 2|$c_nd, 'be' => 6|$c_nd, 'e' => 4|$c_nd, + 'ge' => 13|$c_nd, 'le' => 14|$c_nd, 'nae' => 2|$c_nd, 'nb' => 3|$c_nd, + 'nbe' => 7|$c_nd, 'ne' => 5|$c_nd, 'nge' => 12|$c_nd, 'nle' => 15|$c_nd, + 'np' => 11|$c_nd|$c_cc, 'p' => 10|$c_nd|$c_cc, + '' => 11|$c_nd|$c_scc); + +our @conds = sort keys(%conds); + +# +# Return the list of condition-code suffixes applicable to a mnemonic +# whose placeholder is "...scc" (if $is_scc is true) or "...cc" +# (otherwise). Mirrors the $exclude_mask logic in insns.pl's +# conditional_forms(). +# +sub cc_suffix_list($) { + my ($is_scc) = @_; + my $exclude_mask = $is_scc ? $c_cc : $c_scc; + return grep { !($conds{$_} & $exclude_mask) } @conds; +} + +1; diff --git a/x86/insns.pl b/x86/insns.pl index 3cfc06e0d..b81342d38 100755 --- a/x86/insns.pl +++ b/x86/insns.pl @@ -266,26 +266,10 @@ sub relaxed_forms(@) { return @field_list; } -# Condition codes. -my $c_ccmask = 0x0f; -my $c_nd = 0x10; # Not for the disassembler -my $c_cc = 0x20; # cc only (not scc) -my $c_scc = 0x40; # scc only (not cc) -my %conds = ( - 'o' => 0, 'no' => 1, 'c' => 2, 'nc' => 3, - 'z' => 4, 'nz' => 5, 'na' => 6, 'a' => 7, - 's' => 8, 'ns' => 9, - 'pe' => 10|$c_cc, 'po' => 11|$c_cc, - 't' => 10|$c_scc, 'f' => 11|$c_scc, - 'l' => 12, 'nl' => 13, 'ng' => 14, 'g' => 15, - - 'ae' => 3|$c_nd, 'b' => 2|$c_nd, 'be' => 6|$c_nd, 'e' => 4|$c_nd, - 'ge' => 13|$c_nd, 'le' => 14|$c_nd, 'nae' => 2|$c_nd, 'nb' => 3|$c_nd, - 'nbe' => 7|$c_nd, 'ne' => 5|$c_nd, 'nge' => 12|$c_nd, 'nle' => 15|$c_nd, - 'np' => 11|$c_nd|$c_cc, 'p' => 10|$c_nd|$c_cc, - '' => 11|$c_nd|$c_scc); - -my @conds = sort keys(%conds); +# Condition codes (%conds, @conds, $c_ccmask/$c_nd/$c_cc/$c_scc, and +# cc_suffix_list()) are defined in insns-cc.ph, shared with +# tools/testgen/gen-insn-tests.pl which needs the same suffix sets. +require 'x86/insns-cc.ph'; # Generate conditional form patterns if applicable sub conditional_forms(@) { @@ -304,11 +288,8 @@ sub conditional_forms(@) { next; } - my $exclude_mask = ($fields->[0] =~ /scc/ ? $c_cc : $c_scc); - - foreach my $cc (@conds) { + foreach my $cc (cc_suffix_list($fields->[0] =~ /scc/)) { my $ccval = $conds{$cc}; - next if ($ccval & $exclude_mask); my @ff = @$fields;