mirror of
https://github.com/rizinorg/rizin
synced 2026-08-22 20:26:16 -04:00
Add a new LGPL-3.0 VAX-11 architecture plugin that replaces the removed binutils-derived GPL one. It is written from scratch from the documented VAX operand-specifier encoding and does not reuse any GPL code.
80 lines
2.2 KiB
Text
80 lines
2.2 KiB
Text
# VAX-11 disassembly tests for the LGPL3 'vax' arch plugin
|
|
d "movl r1,r2" d05152 0x0
|
|
d "movl (r1),r2" d06152 0x0
|
|
d "movl -(sp),r2" d07e52 0x0
|
|
d "movl (r1)+,r2" d08152 0x0
|
|
d "movl *(r1)+,r2" d09152 0x0
|
|
d "movl 0x10(r1),r2" d0a11052 0x0
|
|
d "movl *0x10(r1),r2" d0b11052 0x0
|
|
d "movl 0x1234(r1),r2" d0c1341252 0x0
|
|
d "movl 0x123456(r1),r2" d0e15634120052 0x0
|
|
d "movl $0x78563412,r0" d08f1234567850 0x0
|
|
d "movl *0x1000,r0" d09f0010000050 0x0
|
|
d "movl (r1)[r2],r3" d0426153 0x0
|
|
d "movl $0x7,r2" d00752 0x0
|
|
d "addl2 r1,r2" c05152 0x0
|
|
d "addl3 r1,r2,r3" c1515253 0x0
|
|
d "subl2 r1,r2" c25152 0x0
|
|
d "mull2 r1,r2" c45152 0x0
|
|
d "divl2 r1,r2" c65152 0x0
|
|
d "bisl2 r1,r2" c85152 0x0
|
|
d "bicl2 r1,r2" ca5152 0x0
|
|
d "xorl2 r1,r2" cc5152 0x0
|
|
d "mnegl r1,r2" ce5152 0x0
|
|
d "incl r1" d651 0x0
|
|
d "decl r1" d751 0x0
|
|
d "clrl r1" d451 0x0
|
|
d "tstl r1" d551 0x0
|
|
d "cmpl r1,r2" d15152 0x0
|
|
d "bitl r1,r2" d35152 0x0
|
|
d "ashl r1,r2,r3" 78515253 0x0
|
|
d "rotl r1,r2,r3" 9c515253 0x0
|
|
d "adwc r1,r2" d85152 0x0
|
|
d "movb r1,r2" 905152 0x0
|
|
d "movw r1,r2" b05152 0x0
|
|
d "movzbl r1,r2" 9a5152 0x0
|
|
d "cvtwl r1,r2" 325152 0x0
|
|
d "cvtlb r1,r2" f65152 0x0
|
|
d "movab (r1),r2" 9e6152 0x0
|
|
d "moval (r1),r2" de6152 0x0
|
|
d "pushl r1" dd51 0x0
|
|
d "pushab (r1)" 9f61 0x0
|
|
d "pushr $0x4" bb04 0x0
|
|
d "popr $0x4" ba04 0x0
|
|
d "brb 0x10" 11fe 0x10
|
|
d "brb 0x17" 1105 0x10
|
|
d "brw 0x28" 310500 0x20
|
|
d "bsbb 0x17" 1005 0x10
|
|
d "beql 0xe" 13fc 0x10
|
|
d "bneq 0xe" 12fc 0x10
|
|
d "bgtr 0xe" 14fc 0x10
|
|
d "bgequ 0xe" 1efc 0x10
|
|
d "jsb (r1)" 1661 0x0
|
|
d "jmp (r1)" 1761 0x0
|
|
d "jmp *0x1000" 179f00100000 0x0
|
|
d "calls $0x4,*0x1000" fb049f00100000 0x0
|
|
d "callg (r1),(r2)" fa6162 0x0
|
|
d "ret" 04 0x0
|
|
d "rsb" 05 0x0
|
|
d "halt" 00 0x0
|
|
d "nop" 01 0x0
|
|
d "sobgeq r1,0xe" f451fb 0x10
|
|
d "aoblss r1,r2,0x10" f25152fc 0x10
|
|
d "blbs r1,0x65" e85152 0x10
|
|
d "bbs $0x1,r2,0x10" e00152fc 0x10
|
|
d "extzv r1,r2,r3,r4" ef51525354 0x0
|
|
d "insv r1,r2,r3,r4" f051525354 0x0
|
|
d "caseb r1,$0x1,$0x2" 8f510102060007000800 0x0
|
|
d "addf2 r1,r2" 405152 0x0
|
|
d "movf r1,r2" 505152 0x0
|
|
d "addd2 r1,r2" 605152 0x0
|
|
d "movd r1,r2" 705152 0x0
|
|
d "cvtfl r1,r2" 4a5152 0x0
|
|
d "cvtlf r1,r2" 4e5152 0x0
|
|
d "movg r1,r2" fd505152 0x0
|
|
d "addg2 r1,r2" fd405152 0x0
|
|
d "mtpr r1,r2" da5152 0x0
|
|
d "mfpr r1,r2" db5152 0x0
|
|
d "chmk $0x2" bc02 0x0
|
|
d "rei" 02 0x0
|
|
d "movc3 r1,(r2),(r3)" 28516263 0x0
|