denuvo-ref/rizin
1
0
Fork 0
mirror of https://github.com/rizinorg/rizin synced 2026-08-22 20:26:16 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions 1
rizin/test/db/asm
History
Exact
Anton Kochkov 38c3bed6c9
Some checks failed
Code scanning / build (CodeQL-cpp) (push) Has been cancelled
Details
Code scanning / build (CodeQL-javascript) (push) Has been cancelled
Details
Code scanning / build (CodeQL-python) (push) Has been cancelled
Details
Mixed linter and checks / changes (push) Has been cancelled
Details
Mixed linter and checks / licenses (push) Has been cancelled
Details
Muon build / ubuntu-muon (push) Has been cancelled
Details
TinyCC build / ubuntu-tcc-test (push) Has been cancelled
Details
Mixed linter and checks / clang-format (push) Has been cancelled
Details
Mixed linter and checks / prettier (push) Has been cancelled
Details
Mixed linter and checks / cmd_descs_yaml_check (push) Has been cancelled
Details
Mixed linter and checks / bindgen-linter (push) Has been cancelled
Details
Mixed linter and checks / python (push) Has been cancelled
Details
librz/arch/tms320/c5x: classify BSAR as a right shift in analysis 
BSAR (Barrel Shift ACC Right) was grouped with the left-shift ops and
reported RZ_ANALYSIS_OP_TYPE_SHL. It shifts the accumulator right (1..16
bits, sign-extended under SXM), so it belongs with the SHR group next to
RORB/SFRB. The decode (shift code + 1) was already correct and continues
to match the reference disassembler bit-for-bit.
2026-08-17 01:53:33 +08:00
..
6502 Fix 6502 0x93 opcode and improve test coverage 2026-06-08 11:31:19 +02:00
8051 Replace sprintf usages in 8051 disassembly 2026-07-13 19:44:09 +02:00
amd29k_29000_32 librz/arch: fix amd29k wrong decoding & refactoring. (#5598) 2025-12-10 14:49:30 +08:00
amd29k_29050_32 librz/arch: fix amd29k wrong decoding & refactoring. (#5598) 2025-12-10 14:49:30 +08:00
arc_16 Move test/new/* into test/ ##tests (#16511) 2020-04-13 19:49:23 +02:00
arc_32 Move test/new/* into test/ ##tests (#16511) 2020-04-13 19:49:23 +02:00
arm_16 Enable rz-test asm tests to test for multiple instructions in a single test. (#5166) 2025-05-26 14:05:19 +00:00
arm_32 RziL: fix incorrect naming of fabs as fpos (#5955) 2026-02-25 16:04:45 +00:00
arm_64 Remove BROKEN=1 from tests that are not broken. (#4822) 2025-01-04 12:09:10 +08:00
arm_cortexm_16 librz/arch: Add vector fp & poly registers size (#5539) 2025-11-21 17:54:45 +08:00
avr Fix #2851 - wrong AVR analysis jump value for rjmp/rcall (#3012) 2022-09-07 23:00:23 +02:00
bf [RzIL] Make bf emulation stateless (#2214) 2022-01-16 14:33:05 +01:00
bpf Capstone eBPF disassembly (#6611) 2026-07-19 17:51:24 +08:00
c166 Support Siemens/Infineon C16x microcontroller (#6321) 2026-05-12 21:17:37 +08:00
cbpf Added disassembly support for cBPF (#5988) 2026-03-24 16:56:25 +00:00
chip8 Move test/new/* into test/ ##tests (#16511) 2020-04-13 19:49:23 +02:00
cil Add dotnet PE support (#2528) 2022-06-21 09:20:47 +08:00
cr16 Move test/new/* into test/ ##tests (#16511) 2020-04-13 19:49:23 +02:00
dalvik Fix const-string/jumbo to parse unsigned value (#5874) 2026-02-05 23:01:42 +08:00
ebc Move test/new/* into test/ ##tests (#16511) 2020-04-13 19:49:23 +02:00
gb Replace unsafe string functions in gb plugins 2026-07-11 15:57:50 +02:00
h8300 h8300: enhance compatibility for h8300h/h8300l (#5444) 2025-10-17 16:28:21 +00:00
h8300_h8300h_16 h8300: enhance compatibility for h8300h/h8300l (#5444) 2025-10-17 16:28:21 +00:00
h8500 Add Renesas H8/500 plugin (#5340) 2025-10-03 13:10:55 +00:00
hexagon librz/arch: update Hexagon to v81 + HMX Extension (#6041) 2026-03-27 13:36:03 +08:00
i4004 Move test/new/* into test/ ##tests (#16511) 2020-04-13 19:49:23 +02:00
i8080 Rewrite unsafe string handling in i8080 disasm 2026-07-13 19:44:09 +02:00
java Fix several OOB reads (#6462) 2026-06-06 02:37:25 +08:00
lh5801 Move test/new/* into test/ ##tests (#16511) 2020-04-13 19:49:23 +02:00
lm32 Fix and test lm32 disasm and replace unsafe string handling (#6620) 2026-07-14 16:12:32 +02:00
luac_5.0_0 Luac 5.0-5.5 support (#6142) 2026-04-05 08:12:55 +08:00
luac_5.1_0 Luac 5.0-5.5 support (#6142) 2026-04-05 08:12:55 +08:00
luac_5.2_0 Luac 5.0-5.5 support (#6142) 2026-04-05 08:12:55 +08:00
luac_5.3_0 Luac 5.0-5.5 support (#6142) 2026-04-05 08:12:55 +08:00
luac_5.4_0 Luac 5.0-5.5 support (#6142) 2026-04-05 08:12:55 +08:00
luac_5.5_0 Luac 5.0-5.5 support (#6142) 2026-04-05 08:12:55 +08:00
luac_tp-link-5.1_0 librz/bin/lua: fix unknown constant tag on OpenWRT variant (#6180) 2026-04-21 03:02:10 +08:00
m68k_68000_32 Update Capstone and add M68k ColdFire support (#6399) 2026-05-31 16:15:56 +08:00
m68k_68020_32 Update capstone for M68k (#6309) 2026-05-05 03:16:53 +08:00
m68k_68030_32 Update capstone for M68k (#6309) 2026-05-05 03:16:53 +08:00
m68k_68060_32 Update capstone for M68k (#6309) 2026-05-05 03:16:53 +08:00
m68k_cfv1_32 Update Capstone and add M68k ColdFire support (#6399) 2026-05-31 16:15:56 +08:00
m68k_cfv2_32 Update Capstone and add M68k ColdFire support (#6399) 2026-05-31 16:15:56 +08:00
m68k_cfv3_32 Update Capstone and add M68k ColdFire support (#6399) 2026-05-31 16:15:56 +08:00
m68k_cfv4_32 Update Capstone and add M68k ColdFire support (#6399) 2026-05-31 16:15:56 +08:00
m68k_cfv4e_32 Update capstone-next and support Alpha instruction ID variants (#6621) 2026-07-17 00:53:43 +08:00
m68k_cfv5_32 Update Capstone and add M68k ColdFire support (#6399) 2026-05-31 16:15:56 +08:00
m68k_coldfire_32 Update capstone-next and support Alpha instruction ID variants (#6621) 2026-07-17 00:53:43 +08:00
m68k_cpu32_32 Update capstone for M68k (#6309) 2026-05-05 03:16:53 +08:00
mcs96_8096_16 librz/arch/mcs96: add missing ISA variants 8096/80C196/80C296 support (#5577) 2025-12-13 01:37:12 +08:00
mcs96_80196_16 librz/arch/mcs96: add missing ISA variants 8096/80C196/80C296 support (#5577) 2025-12-13 01:37:12 +08:00
mcs96_80296_16 librz/arch/mcs96: add missing ISA variants 8096/80C196/80C296 support (#5577) 2025-12-13 01:37:12 +08:00
milstd1750 librz/arch: MIL-STD-1750 ISA support (#6042) 2026-06-11 12:53:58 +08:00
mips_mips2_32 Rewrite of the mips assembler for mips1-mips5 (#5049) 2025-03-28 21:26:32 +08:00
mips_mips3_32 Bump capstone to 21178aea90ec63c0be1e93c104a88fd20399d387 (#5064) 2025-04-07 17:54:32 +08:00
mips_mips5_32 Rewrite of the mips assembler for mips1-mips5 (#5049) 2025-03-28 21:26:32 +08:00
mips_mips32r6_32 Add RzIL for MIPS32/64 Revision 6.01 (#4920) 2025-03-23 16:13:57 +08:00
mips_mips64_64 Add RzIL implementation of MIPS32 ops (#4882) 2025-02-18 18:07:28 +08:00
mips_mips64r2_64 Bump capstone to 21178aea90ec63c0be1e93c104a88fd20399d387 (#5064) 2025-04-07 17:54:32 +08:00
mips_mips64r6_64 Add RzIL for MIPS32/64 Revision 6.01 (#4920) 2025-03-23 16:13:57 +08:00
msp430 arch/msp430: implement RzIL uplfiting (#4379) 2024-07-01 19:51:54 +08:00
or1k Move test/new/* into test/ ##tests (#16511) 2020-04-13 19:49:23 +02:00
pic_baseline_8 librz/arch: fix jump targets in PIC baseline/midrange disassembly 2025-03-10 20:50:30 +00:00
pic_highend_8 librz/arch: rename PIC instruction sets (asm.cpu) (#4927) 2025-02-23 15:14:47 +08:00
pic_midrange_8 librz/arch: fix jump targets in PIC baseline/midrange disassembly 2025-03-10 20:50:30 +00:00
ppc_64 Remove BROKEN=1 from tests that are not broken. (#4822) 2025-01-04 12:09:10 +08:00
ppc_qpx_64 [PPC/ARM] Update to Capstone v6/auto-sync (#3648) 2023-10-18 10:36:25 +08:00
riscv_32 librz/arch: rewrite the RISC-V support to use Capstone (#5482) 2026-02-17 03:35:37 +08:00
rl78 Renesas RL78 disassembler plugin (#3649) 2023-10-14 00:15:03 +08:00
rx Disassembler arch for RX microcontroller (MCU) family (#4198) 2024-02-17 22:29:16 +08:00
sh librz/arch/sh: add SuperH-3 support via asm.cpu (#6531) 2026-06-19 04:37:30 +08:00
sh_sh3_32 librz/arch/sh: add SuperH-3 support via asm.cpu (#6531) 2026-06-19 04:37:30 +08:00
snes_16 Add asm tests for all legal 6502 ops 2022-01-14 00:47:33 +08:00
sparc_v8_32 Replace self-jmp in SPARC RzIL (#6632) 2026-07-23 14:57:14 +02:00
sparc_v9_64 Replace self-jmp in SPARC RzIL (#6632) 2026-07-23 14:57:14 +02:00
spc700 Test and Fix spc700 (#26) 2020-10-12 09:50:40 +02:00
tms320_c2x_16 librz/arch/tms320: add TMS320C2x RzIL lifter 2026-08-17 01:53:33 +08:00
tms320_c5x_16 librz/arch/tms320/c5x: classify BSAR as a right shift in analysis 2026-08-17 01:53:33 +08:00
tms320_c54x_32 librz/bin/coff: scale addresses on word-addressed TI targets 2026-08-17 01:53:33 +08:00
tms320_c55x+_32 arch/tms320: drop c55x+ global state, populate op->val, lift rptadd/rptsub (#6525) 2026-06-18 03:52:09 +08:00
tms320_c55x_32 arch/tms320: drop c55x+ global state, populate op->val, lift rptadd/rptsub (#6525) 2026-06-18 03:52:09 +08:00
tricore Improve RzIL floating-point support (#6626) 2026-08-10 01:06:17 +08:00
v810 Fix several OOB reads (#6462) 2026-06-06 02:37:25 +08:00
v850 v850: Add some undocumented instructions (#4187) 2024-02-08 23:10:31 +08:00
vax librz/arch/vax: add new LGPL DEC VAX-11 disassembler and analysis plugin 2026-06-13 18:58:55 +08:00
wasm Add WASM instructions i8x16.bitmask and i32x4.abs (#4951) 2025-03-01 19:51:57 +08:00
x86_16 librz/arch: x86 IL: Avoid unnecessary ADD(<...>, 0) (#6213) 2026-04-12 13:53:24 +08:00
x86_32 librz/arch/x86: fix ADC, AND, OR, SBB RzIL lifting (#6524) 2026-06-18 11:07:43 +08:00
x86_64 librz/arch/x86: fix ADC, AND, OR, SBB RzIL lifting (#6524) 2026-06-18 11:07:43 +08:00
xtensa Bump Capstone v6 to Alpha10 (#6644) 2026-08-04 13:00:50 +00:00
xtensa_esp32s3_32 Bump Capstone v6 to Alpha10 (#6644) 2026-08-04 13:00:50 +00:00
z80 Fix OOB access in z80 disasm for "OP [ixy+nn]" instructions. (#17268) 2020-07-14 11:58:16 +03:00