mirror of
https://github.com/netwide-assembler/nasm
synced 2026-08-26 16:23:04 -04:00
insns.dat: fix ADCX/ADOX patterns for proper disassembly
The 66 prefix on these instructions are an opcode extension prefix, not an operand prefix, so use w# to set the size rather than o#. Signed-off-by: H. Peter Anvin (Intel) <hpa@zytor.com>
This commit is contained in:
parent
a92616af5c
commit
dfe7d54901
1 changed files with 2 additions and 2 deletions
|
|
@ -140,9 +140,9 @@ $bwdq NEG rm# [m: hle o# f6 /3] 8086,LOCK
|
|||
$bwdq NOT rm# [m: hle o# f6 /2] 8086,LOCK
|
||||
|
||||
;# Interleaved flags arithmetic
|
||||
$dq ADCX reg#,rm# [rm: 66 o# 0f38 f6 /r ] ADX,ZU,FL
|
||||
$dq ADCX reg#,rm# [rm: 66 w# 0f38 f6 /r ] ADX,ZU,FL
|
||||
$dq ADCX reg#?,reg#,rm# [vrm: evex.ndx.l0.66.m4.w# 66 /r ] ADX,APX,ZU,FL
|
||||
$dq ADOX reg#,rm# [rm: f3 !osp o# 0f38 f6 /r ] ADX,ZU,FL
|
||||
$dq ADOX reg#,rm# [rm: f3 !osp w# 0f38 f6 /r ] ADX,ZU,FL
|
||||
$dq ADOX reg#?,reg#,rm# [vrm: evex.ndx.l0.f3.m4.w# 66 /r ] ADX,APX,ZU,FL
|
||||
|
||||
;# Double width shift
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue